



The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

# 16 H8/36109<sub>Group</sub>

Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer H8 Family / H8/300H Tiny Series

 H8/36109F HD64F36109 HD64F36109G

Revision Date: Sep. 18, 2007 Rev.1.50

Renesas Technology www.renesas.com

Rev. 1.50 Sep. 18, 2007 Page ii of xxxiv



### Notes regarding these materials

- 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com )
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems
	- (2) surgical implantations
	- (3) healthcare intervention (e.g., excision, administration of medication, etc.)
	- (4) any other purposes that pose a direct threat to human life

 Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

### **General Precautions on Handling of Product**

- 1. Treatment of NC Pins
- Note: Do not connect anything to the NC pins. The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.
- 2. Treatment of Unused Input Pins
- Note: Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a passthrough current flows internally, and a malfunction may occur.
- 3. Processing before Initialization
- Note: When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.
- 4. Prohibition of Access to Undefined or Reserved Addresses
- Note: Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.



# Configuration of This Manual

This manual comprises the following items:

- 1. General Precautions on Handling of Product
- 2. Configuration of This Manual
- 3. Preface
- 4. Contents
- 5. Overview
- 6. Description of Functional Modules
	- CPU and System-Control Modules
	- On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. Appendix

10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in this manual.

11. Index



## Preface

The H8/36109 Group are single-chip microcomputers made up of the high-speed H8/300H CPU employing Renesas Technology original architecture as their cores, and the peripheral functions required to configure a system. The H8/300H CPU has an instruction set that is compatible with the H8/300 CPU.

- Target Users: This manual was written for users who will be using the H8/36109 Group in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logical circuits, and microcomputers.
- Objective: This manual was written to explain the hardware functions and electrical characteristics of the H8/36109 Group to the target users. Refer to the H8/300H Series Software Manual for a detailed description of the instruction set.

Notes on reading this manual:

- In order to understand the overall functions of the chip Read the manual according to the contents. This manual can be roughly categorized into parts on the CPU, system control functions, peripheral functions, and electrical characteristics.
- In order to understand the details of the CPU's functions Read the H8/300H Series Software Manual.
- In order to understand the details of a register when its name is known Read the index that is the final part of the manual to find the page number of the entry on the register. The addresses, bits, and initial values of the registers are summarized in section 22, List of Registers.





Notes:

When using an on-chip emulator (E7, E8) for H8/36109 program development and debugging, the following restrictions must be noted.

- 1. The NMI pin is reserved for the E7 or E8, and cannot be used.
- 2. Pins P85, P86, and P87 cannot be used. In order to use these pins, additional hardware must be provided on the user board.
- 3. Area H'01F000 to H'01FFFF is used by the E7 or E8, and is not available to the user.
- 4. Area H'F780 to H'FB7F must on no account be accessed.
- 5. When the E7 or E8 is used, address breaks can be set as either available to the user or for use by the E7 or E8. If address breaks are set as being used by the E7 or E8, the address break control registers must not be accessed.
- 6. When the E7 or E8 is used, NMI is an input/output pin (open-drain in output mode), P85 and P87 are input pins, and P86 is an output pin.
- 7. Use channel 1 of the SCI3 (P21/RXD, P22/TXD) in on-board programming mode by boot mode.

Related Manuals: The latest versions of all related manuals are available from our web site. Please ensure you have the latest versions of all documents you require. http://www.renesas.com/

H8/36109 Group manuals:



User's manuals for development tools:





Application notes:



All trademarks and registered trademarks are the property of their respective owners.

Rev. 1.50 Sep. 18, 2007 Page viii of xxxiv



### Contents







































# Figures











Rev. 1.50 Sep. 18, 2007 Page xxiv of xxxiv<br>
RENESAS







### **Section 19 A/D Converter**







Rev. 1.50 Sep. 18, 2007 Page xxx of xxxiv



# Tables







Rev. 1.50 Sep. 18, 2007 Page xxxiv of xxxiv<br>RENESAS



### Section 1 Overview

### **1.1 Features**

- High-speed H8/300H central processing unit with an internal 16-bit architecture Upward-compatible with H8/300 CPU on an object level Sixteen 16-bit general registers 62 basic instructions
- Various peripheral functions RTC (can be used as a free running counter) Timer B1 (8-bit timer) Timer V (8-bit timer)

Timer RC (16-bit timer)

Timer RD (16-bit timer)

14-bit PWM

Watchdog timer

SCI3 (Asynchronous or clock synchronous serial communication interface)

I<sup>2</sup>C bus interface 2 (conforms to the I<sup>2</sup>C bus interface format that is advocated by Philips Electronics)

10-bit A/D converter

POR/LVD (Power-on reset and low-voltage detection circuit) (optional)

On-chip memory



Note: F-ZTAT<sup>™</sup> is a trademark of Renesas Technology Corp.



- General I/O ports
	- I/O pins: 79 I/O pins, including 20 large current ports ( $I_{\text{ou}} = 20 \text{ mA } @V_{\text{ou}} = 1.5 \text{ V}$ )
	- Input-only pins: 8 input pins (also used for analog input)
- Supports various power-down modes
- Compact package




# **1.2 Internal Block Diagram**



**Figure 1.1 Internal Block Diagram** 

Rev. 1.50 Sep. 18, 2007 Page 3 of 584<br>RE IORO240-0150 REJ09B0240-0150

# **1.3 Pin Assignment**



**Figure 1.2 Pin Assignments (FP-100A)** 



**Figure 1.3 Pin Assignments (FP-100U)** 





# **1.4 Pin Functions**

#### **Table 1.1 Pin Functions**



#### Section 1 Overview







RENESAS

#### Section 1 Overview







# Section 2 CPU

This LSI has an H8/300H CPU with an internal 32-bit architecture that is upward-compatible with the H8/300CPU, and supports only advanced mode, which has a 16-Mbyte address space.

• Upward-compatible with H8/300 CPUs Can execute H8/300 CPUs object programs Additional eight 16-bit extended registers 32-bit transfer and arithmetic and logic instructions are added Signed multiply and divide instructions are added. • General-register architecture Sixteen 16-bit general registers also usable as sixteen 8-bit registers and eight 16-bit registers, or eight 32-bit registers • 62 basic instructions 8/16/32-bit data transfer and arithmetic and logic instructions Multiply and divide instructions Powerful bit-manipulation instructions • Eight addressing modes Register direct [Rn] Register indirect [@ERn] Register indirect with displacement  $[@(d:16,ERn)$  or  $@(d:24,ERn)]$ Register indirect with post-increment or pre-decrement [@ERn+ or @–ERn] Absolute address [@aa:8, @aa:16, @aa:24] Immediate [#xx:8, #xx:16, or #xx:32] Program-counter relative [@(d:8,PC) or @(d:16,PC)] Memory indirect [@@aa:8] • 16-Mbyte address space • High-speed operation

All frequently-used instructions execute in two to four states

8/16/32-bit register-register add/subtract: 2 state

- $8 \times 8$ -bit register-register multiply: 14 states
- $16 \div 8$ -bit register-register divide: 14 states
- $16 \times 16$ -bit register-register multiply: 22 states
- $32 \div 16$ -bit register-register divide: 22 states

• Power-down state

Transition to power-down state by SLEEP instruction

# **2.1 Address Space and Memory Map**

The address space of this LSI is 16 Mbytes, which includes the program area and data area.

Figure 2.1 shows the memory map.



**Figure 2.1 Memory Map** 



# **2.2 Register Configuration**

The H8/300H CPU has the internal registers shown in figure 2.2. There are two types of registers; general registers and control registers. The control registers are a 24-bit program counter (PC), and an 8-bit condition-code register (CCR).



**Figure 2.2 CPU Registers** 



# **2.2.1 General Registers**

The H8/300H CPU has eight 32-bit general registers. These general registers are all functionally identical and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. Figure 2.3 illustrates the usage of the general registers. When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum of sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-bit registers.

The usage of each register can be selected independently.



**Figure 2.3 Usage of General Registers** 

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.4 shows the relationship between the stack pointer and the stack area.





**Figure 2.4 Relationship between Stack Pointer and Stack Area** 

### **2.2.2 Program Counter (PC)**

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0). The PC is initialized when the start address is loaded by the vector address generated during reset exception-handling sequence.

# **2.2.3 Condition-Code Register (CCR)**

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The I bit is initialized to 1 by reset exception-handling sequence, but other bits are not initialized.

Some instructions leave flag bits unchanged. Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

For the action of each instruction on the flag bits, see appendix A.1, Instruction List.





RENESAS

# **2.3 Data Formats**

The H8/300H CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n  $(n = 0, 1, 2, ...)$ …, 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

### **2.3.1 General Register Data Formats**



Figure 2.5 shows the data formats in general registers.

**Figure 2.5 General Register Data Formats (1)** 









#### **2.3.2 Memory Data Formats**

Figure 2.6 shows the data formats in memory. The H8/300H CPU can access word data and longword data in memory, however word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, an address error does not occur, however the least significant bit of the address is regarded as 0, so access begins the preceding address. This also applies to instruction fetches.

When ER7 (SP) is used as an address register to access the stack area, the operand size should be word or longword.

Data Type	Address	Data Format								
		$\overline{7}$							$\mathbf 0$	
1-bit data	Address L	$\overline{7}$	6	5	4	3	$\overline{2}$		$\mathbf 0$	
Byte data	Address L	MSB ¦							LSB	
Word data	Address 2M Address 2M+1	MSB <sup>'</sup> ٠ ×.						٠ ٠ $\mathbf{I}$	$\blacksquare$ $'$ LSB	
Longword data	Address 2N Address 2N+1 Address 2N+2 Address 2N+3	MSB :						$\mathbf{I}$ $\blacksquare$ $\mathbf{I}$	T. $\blacksquare$ <b>LSB</b>	

**Figure 2.6 Memory Data Formats** 



# **2.4 Instruction Set**

### **2.4.1 List of Instructions Classified by Function**

The H8/300H CPU has 62 instructions. Tables 2.2 to 2.9 summarize the instructions in each functional category. The notation used in tables 2.2 to 2.9 is defined below.

Symbol	<b>Description</b>
Rd	General register (destination)*
<b>Rs</b>	General register (source)*
<b>Rn</b>	General register*
ERn	General register (32-bit register or address register)
(EAd)	Destination operand
(EAs)	Source operand
<b>CCR</b>	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
v	V (overflow) flag in CCR
$\mathsf C$	C (carry) flag in CCR
<b>PC</b>	Program counter
<b>SP</b>	Stack pointer
#IMM	Immediate data
disp	Displacement
$\ddot{}$	Addition
	Subtraction
$\times$	Multiplication
÷	<b>Division</b>
Λ	Logical AND
$\vee$	Logical OR
$\oplus$	Logical XOR
$\rightarrow$	Move
	NOT (logical complement)
:3/3/16/24	3-, 8-, 16-, or 24-bit length
Networks of the State Street.	Concret resistant include 0 bit resistant (DOUte DZU, DOUte DZU), 40 bit resistant (DO)

**Table 2.1 Operation Notation** 

Note: \* General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers/address register (ER0 to ER7).



# **Table 2.2 Data Transfer Instructions**

L: Longword

Note:  $*$  Refers to the operand size.





# **Table 2.3 Arithmetic Operations Instructions (1)**

L: Longword Note:  $*$  Refers to the operand size.





L: Longword

Note:  $*$  Refers to the operand size.





# **Table 2.4 Logic Operations Instructions**

### **Table 2.5 Shift Instructions**



<b>Instruction</b>	Size*	<b>Function</b>
<b>BSET</b>	B	$1 \rightarrow$ ( cbit-No.> of <ead>) Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead>
<b>BCLR</b>	B	$0 \rightarrow$ ( cbit-No.> of <ead>) Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead>
<b>BNOT</b>	B	$\sim$ ( cbit-No.> of <ead>) <math>\rightarrow</math> ( cbit-No.&gt; of <ead>) Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></ead>
<b>BTST</b>	B	$\sim$ ( cbit-No.> of <ead>) <math>\rightarrow</math> Z Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead>
<b>BAND</b>	B	$C \wedge (\text{chit-No.} > \text{of} < EAd>) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
<b>BIAND</b>	B	$C \wedge \sim (\text{chit-No.} > \text{of} < E\text{Ad}>) \rightarrow C$ ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.
<b>BOR</b>	B	$C \vee (\text{chit-No.} > \text{of} < E\text{Ad}>) \rightarrow C$ ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
<b>BIOR</b>	B	$C \vee \sim (\text{chit-No.} > \text{of} < E\text{Ad}>) \rightarrow C$ ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.
[Legend]		

**Table 2.6 Bit Manipulation Instructions (1)** 

B: Byte

Note:  $*$  Refers to the operand size.





### **Table 2.6 Bit Manipulation Instructions (2)**

B: Byte

Note:  $*$  Refers to the operand size.





# **Table 2.7 Branch Instructions**

Note: \* Bcc is the general name for conditional branch instructions.





# **Table 2.8 System Control Instructions**

W: Word

Note:  $*$  Refers to the operand size.



# **Table 2.9 Block Data Transfer Instructions**



### **2.4.2 Basic Instruction Formats**

H8/300H CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op), a register field (r), an effective address extension (EA), and a condition field  $(cc)$ .

Figure 2.7 shows examples of instruction formats.

#### **(1) Operation Field**

Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

#### **(2) Register Field**

Specifies a general register. Address registers are specified by 3 bits, and data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

#### **(3) Effective Address Extension**

8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement. A 24-bit address or displacement is treated as a 32-bit data in which the upper 8 bits are 0 (H'00).

#### **(4) Condition Field**

Specifies the branching condition of Bcc instructions.



#### **Figure 2.7 Instruction Formats**



# **2.5 Addressing Modes and Effective Address Calculation**

# **2.5.1 Addressing Modes**

The H8/300H CPU supports the eight addressing modes listed in table 2.10. Each instruction uses a subset of these addressing modes. Addressing modes that can be used differ depending on the instruction. For details, refer to appendix A.4, Combinations of Instructions and Addressing Modes.

Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit-manipulation instructions use register direct, register indirect, or the absolute addressing mode (@aa:8) to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.



### **Table 2.10 Addressing Modes**

# **(1) Register Direct—Rn**

The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

# **(2) Register Indirect—@ERn**

The register field of the instruction code specifies an address register (ERn), the lower 24 bits of which contain the address of the operand on memory.

### **(3) Register Indirect with Displacement—@(d:16, ERn) or @(d:24, ERn)**

A 16-bit or 24-bit displacement contained in the instruction is added to an address register (ERn) specified by the register field of the instruction, and the lower 24 bits of the sum the address of a memory operand. A 16-bit displacement is sign-extended when added.

#### **(4) Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn**

• Register indirect with post-increment**—**@ERn+

The register field of the instruction code specifies an address register (ERn) the lower 24 bits of which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents (32 bits) and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access. For the word or longword access, the register value should be even.

• Register indirect with pre-decrement**—**@-ERn

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the lower 24 bits of the result is the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access. For the word or longword access, the register value should be even.

#### **(5) Absolute Address—@aa:8, @aa:16, @aa:24**

The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24)

For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can access the entire address space.

The access ranges of absolute addresses for the group of this LSI are those shown in table 2.11.



#### **Table 2.11 Absolute Address Access Ranges**

#### **(6) Immediate—#xx:8, #xx:16, or #xx:32**

The instruction contains 8-bit ( $\#xx:8$ ), 16-bit ( $\#xx:16$ ), or 32-bit ( $\#xx:32$ ) immediate data as an operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.

## **(7) Program-Counter Relative—@(d:8, PC) or @(d:16, PC)**

This mode is used in the BSR instruction. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is  $-126$  to  $+128$  bytes ( $-63$  to  $+64$  words) or  $-32766$  to  $+32768$ bytes (–16383 to +16384 words) from the branch instruction. The resulting value should be an even number.

## **(8) Memory Indirect—@@aa:8**

This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand. This memory operand contains a branch address. The memory operand is accessed by longword access. The first byte of the memory operand is ignored, generating a 24-bit branch address. Figure 2.8 shows how to specify branch address for in memory indirect mode.

The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF). Note that the first part of the address range is also the exception vector area.



**Figure 2.8 Branch Address Specification in Memory Indirect Mode** 

#### **2.5.2 Effective Address Calculation**

Table 2.12 indicates how effective addresses are calculated in each addressing mode. In this LSI, a 24-bit effective address is generated.







#### **Table 2.12 Effective Address Calculation (2)**

[Legend]

r, rm,rn : Register field

op : Operation field

disp : Displacement

IMM : Immediate data

abs : Absolute address



# **2.6 Basic Bus Cycle**

CPU operation is synchronized by a system clock ( $\phi$ ) or a subclock ( $\phi_{\text{sum}}$ ). The period from a rising edge of  $\phi$  or  $\phi_{\text{SUB}}$  to the next rising edge is called one state. A bus cycle consists of two states or three states. The cycle differs depending on whether access is to on-chip memory or to on-chip peripheral modules.

### **2.6.1 Access to On-Chip Memory (RAM, ROM)**

Access to on-chip memory takes place in two states. The data bus width is 16 bits, allowing access in byte or word size. Figure 2.9 shows the on-chip memory access cycle.



**Figure 2.9 On-Chip Memory Access Cycle** 

### **2.6.2 On-Chip Peripheral Modules**

On-chip peripheral modules are accessed in two to four states. The data bus width is 8 bits or 16 bits depending on the register. For details on the data bus width and number of accessing states of each register, refer to section 22, List of Registers. Registers with 16-bit data bus width can be accessed only in words. Registers with 8-bit data bus width can be accessed in bytes or words. When a register with 8-bit data bus width is accessed in words, two bus cycles for byte access are generated. In two-state access, the operation timing is the same as that for the on-chip memory. Figure 2.10 shows the operation timing in three-state access. In four-state access, a wait cycle is inserted between  $T<sub>2</sub>$  state and  $T<sub>3</sub>$  state.



**Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)** 



# **2.7 CPU States**

There are four CPU states: the reset state, program execution state, program halt state, and exception-handling state. The program execution state includes active mode and subactive mode. For the program halt state, there are a sleep mode, standby mode, and sub-sleep mode. These states are shown in figure 2.11. Figure 2.12 shows the state transitions. For details on program execution state and program halt state, refer to section 6, Power-Down Modes. For details on exception processing, refer to section 3, Exception Handling.



**Figure 2.11 CPU Operation States** 




**Figure 2.12 State Transitions** 

### **2.8 Usage Notes**

### **2.8.1 Notes on Data Access to Empty Areas**

The address space of this LSI includes empty areas in addition to the ROM, RAM, and on-chip I/O registers areas available to the user. When data is transferred from CPU to empty areas, the transferred data will be lost. This action may also cause the CPU to malfunction. When data is transferred from an empty area to CPU, the contents of the data cannot be guaranteed.

### **2.8.2 EEPMOV Instruction**

EEPMOV is a block-transfer instruction and transfers the byte size of data indicated by R4 or R4L, which starts from the address indicated by ER5, to the address indicated by ER6. Set R4 or R4L and ER6 so that the end address of the destination address (value of  $ER6 + R4$  or  $ER6 + R4L$ ) does not exceed H'FFFFFF (the value of ER6 must not change from H'FFFFFF to H'000000 during execution).

### **2.8.3 Bit Manipulation Instruction**

The BSET, BCLR, BNOT, BST, and BIST instructions read data from the specified address in byte units, manipulate the data of the target bit, and write data to the same address again in byte units. Special care is required when using these instructions in cases where two registers are assigned to the same address, or when a bit is directly manipulated for a port or a register containing a write-only bit, because this may rewrite data of a bit other than the bit to be manipulated.



### **(1) Bit manipulation for two registers assigned to the same address**

### **Example 1: Bit manipulation for the timer load register and timer counter**

### **(Applicable for timer B1 in the H8/36109 Group.)**

Figure 2.13 shows an example of a timer in which two timer registers are assigned to the same address. When a bit-manipulation instruction accesses the timer load register and timer counter of a reloadable timer, since these two registers share the same address, the following operations takes place.

- 1. Data is read in byte units.
- 2. The CPU sets or resets the bit to be manipulated with the bit-manipulation instruction.
- 3. The written data is written again in byte units to the timer load register.

The timer is counting, so the value read is not necessarily the same as the value in the timer load register. As a result, bits other than the intended bit in the timer counter may be modified and the modified value may be written to the timer load register.



**Figure 2.13 Example of Timer Configuration with Two Registers Allocated to Same Address** 



### **Example 2: The BSET instruction is executed for port 5.**

P57 and P56 are input pins, with a low-level signal input at P57 and a high-level signal input at P56. P55 to P50 are output pins and output low-level signals. An example to output a high-level signal at P50 with a BSET instruction is shown below.



• Prior to executing BSET instruction

### • BSET instruction executed instruction

BSET #0, @PDR5 The BSET instruction is executed for port 5.

• After executing BSET instruction



- Description on operation
- 1. When the BSET instruction is executed, first the CPU reads port 5.

Since P57 and P56 are input pins, the CPU reads the pin states (low-level and high-level input).

P55 to P50 are output pins, so the CPU reads the value in PDR5. In this example PDR5 has a value of H'80, but the value read by the CPU is H'40.

- 2. Next, the CPU sets bit 0 of the read data to 1, changing the PDR5 data to H'41.
- 3. Finally, the CPU writes H'41 to PDR5, completing execution of BSET instruction.



As a result of the BSET instruction, bit 0 in PDR5 becomes 1, and P50 outputs a high-level signal. However, bits 7 and 6 of PDR5 end up with different values. To prevent this problem, store a copy of the PDR5 data in a work area in memory. Perform the bit manipulation on the data in the work area, then write this data to PDR5.

#### • Prior to executing BSET instruction



 The PDR5 value (H'80) is written to a work area in memory (RAM0) as well as to PDR5.



**BSET** instruction executed

BSET #0,  $\theta$ RAMO The BSET instruction is executed designating the PDR5 work area (RAM0).

### After executing BSET instruction



The work area (RAM0) value is written to PDR5.



### **(2) Bit Manipulation in a Register Containing a Write-Only Bit**

### **Example 3: BCLR instruction executed designating port 5 control register PCR5**

P57 and P56 are input pins, with a low-level signal input at P57 and a high-level signal input at P56. P55 to P50 are output pins that output low-level signals. An example of setting the P50 pin as an input pin by the BCLR instruction is shown below. It is assumed that a high-level signal will be input to this input pin.



• Prior to executing BCLR instruction

#### • BCLR instruction executed

BCLR #0, @PCR5 The BCLR instruction is executed for PCR5.

### • After executing BCLR instruction



- Description on operation
- 1. When the BCLR instruction is executed, first the CPU reads PCR5. Since PCR5 is a write-only register, the CPU reads a value of H'FF, even though the PCR5 value is actually H'3F.
- 2. Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE.
- 3. Finally, H'FE is written to PCR5 and BCLR instruction execution ends.



Section 2 CPU

As a result of this operation, bit 0 in PCR5 becomes 0, making P50 an input port. However, bits 7 and 6 in PCR5 change to 1, so that P57 and P56 change from input pins to output pins. To prevent this problem, store a copy of the PCR5 data in a work area in memory and manipulate data of the bit in the work area, then write this data to PCR5.

#### Prior to executing BCLR instruction



 The PCR5 value (H'3F) is written to a work area in memory (RAM0) as well as to PCR5.



• BCLR instruction executed

BCLR #0, GRAM0 The BCLR instructions executed for the PCR5 work area (RAM0).

### After executing BCLR instruction



The work area (RAM0) value is written to PCR5.



# Section 3 Exception Handling

Exception handling is caused by a reset, a trap instruction (TRAPA), or interrupts.

• Reset

A reset has the highest exception priority. Exception handling starts after the reset state is cleared by a negation of the RES signal. Exception handling is also started when the watchdog timer overflows. The exception handling executed at this time is the same as that for a reset by the RES pin.

• Trap Instruction

Exception handling starts when a trap instruction (TRAPA) is executed. A vector address corresponding to a vector number from 0 to 3 which are specified in the instruction code is generated. Exception handling can be executed at all times in the program execution state, regardless of the setting of the I bit in CCR.

**Interrupts** 

External interrupts other than the NMI and internal interrupts other than the address break are masked by the I bit in CCR, and kept pending while the I bit is set to 1. Exception handling starts when the current instruction or exception handling ends, if an interrupt is requested.

Priority level

The priority levels of interrupt sources other than the NMI and address break can be set for each module by the interrupt control register (ICR).

# **3.1 Exception Sources and Vector Address**

Table 3.1 shows the vector addresses and priority of each exception handling. When more than one interrupt is requested, handling is performed from the interrupt with the highest priority. The priority level can be set for an interrupt source to which a bit in ICR is assigned. When priority level 1 (priority is given) is set for an interrupt source other than the NMI and address break, the execution of the exception handling for the interrupt request has priority that for an interrupt request whose source is set to priority level 0.





## **Table 3.1 Exception Sources and Vector Address**



Note: \* A low-voltage detection interrupt is available only in the product with an on-chip poweron reset and low-voltage detection circuit.



## **3.2 Register Descriptions**

Interrupts are controlled by the following registers.

- Interrupt edge select register 1 (IEGR1)
- Interrupt edge select register 2 (IEGR2)
- Interrupt enable register 1 (IENR1)
- Interrupt enable register 2 (IENR2)
- Interrupt flag register 1 (IRR1)
- Interrupt flag register 2 (IRR2)
- Wakeup interrupt flag register (IWPR)
- Interrupt control registers A to D (ICRA to ICRD)

### **3.2.1 Interrupt Edge Select Register 1 (IEGR1)**

IEGR1 selects the direction of an edge that generates interrupt requests of pins  $\overline{NM}$  and  $\overline{IRQ3}$  to IRQ0.



### **3.2.2 Interrupt Edge Select Register 2 (IEGR2)**

IEGR2 selects the direction of an edge that generates interrupt requests of pins WKP5 to WKP0.





### **3.2.3 Interrupt Enable Register 1 (IENR1)**

IENR1 enables direct transition interrupts, RTC interrupts, and external pin interrupts.



A bit in an interrupt enable register to disable the interrupt or a bit in an interrupt flag register must be cleared while the interrupt is masked  $(I = 1)$ . If the execution of clearing the above bit and an interrupt request occurs at the same time while  $I = 0$ , the exception handling for the interrupt is executed after the bit has been cleared.

RENESAS

### **3.2.4 Interrupt Enable Register 2 (IENR2)**



IENR2 enables a timer B1 overflow interrupt.

A bit in an interrupt enable register to disable the interrupt or a bit in an interrupt flag register must be cleared while the interrupt is masked  $(I = 1)$ . If the execution of clearing the above bit and an interrupt request occurs at the same time while  $I = 0$ , the exception handling for the interrupt is executed after the bit has been cleared.

### **3.2.5 Interrupt Flag Register 1 (IRR1)**

IRR1 is a status flag register for a direct transition interrupt, an RTC interrupt, and  $\overline{\text{IRQ3}}$  to  $\overline{\text{IRQ0}}$ interrupts.







### **3.2.6 Interrupt Flag Register 2 (IRR2)**



IRR2 is a status flag register for timer B1 overflow interrupts.

### **3.2.7 Wakeup Interrupt Flag Register (IWPR)**

IWPR is a status flag register for WKP5 to WKP0 interrupt requests.







### **3.2.8 Interrupt Control Registers A to D (ICRA to ICRD)**

ICR sets the priority level of an interrupt source other than the NMI and address break. The correspondence between interrupt requests and bits ICRA to ICRD is shown in table 3.2.



Note: \* The initial values of the reserved bits are also all 0.

### **Table 3.2 Interrupt request and ICR**



 $n = A$  to  $D$ 

-: Reserved. These bits are always read as 0.



# **3.3 Reset Exception Handling**

When the RES signal goes low, all processing halts and this LSI enters the reset state. The internal state of the CPU and the registers of the on-chip peripheral modules are initialized by the reset. When the power is turned on, hold the RES signal low until oscillation of the clock pulse generator settles to ensure that this LSI is reset. To reset this LSI during operation, hold the RES signal low for a given time. When the RES signal goes high after being held low for the given time, this LSI starts the reset exception handling. The reset exception handling sequence is shown in figure 3.1. However, for the reset exception handling sequence of the product with an on-chip power-on reset circuit, refer to section 20, Band-Gap Regulator, Power-On Reset (Optional), and Low-Voltage Detection Circuits (Optional).

The reset exception handling sequence is as follows:

- 1. Set the I bit in the condition code register (CCR) to 1.
- 2. The CPU generates the vector address for the reset exception handling (from H'000000 to H'000003), the data in the address is sent to the program counter (PC) as the start address, and program execution starts from the address.

# **3.4 Interrupt Exception Handling**

### **3.4.1 External Interrupts**

As the external interrupts, there are the NMI, IRQ3 to IRQ0, and WKP5 to WKP0 interrupts.

• NMI Interrupt

An NMI interrupt is generated when the edge of the NMI signal is input. The detecting edge is selected from rising or falling, depending on the setting of the NMIEG bit in IEGR1.

Since the NMI interrupt is given the highest priority level, it can always be accepted regardless of the setting of the I bit in CCR.

• IRQ3 to IRQ0 Interrupts

IRQ3 to IRQ0 interrupts are generated when the edges of the IRQ3 to IRQ0 signals are input. These four interrupts are given different vector addresses, and the detecting edge of each signal can be selected from rising or falling, depending on the settings of bits IEG3 to IEG0 in IEGR1.

When the IRQ3 to IRQ0 pins are specified as an interrupt input by PMR1 and the specified edge is input, the corresponding bit in IRR1 is set to 1, requesting the interrupt to the CPU. These interrupts can be masked by setting bits IEN3 to IEN0 in IENR1.

#### WKP5 to WKP0 Interrupts

WKP5 to WKP0 interrupts are generated when the edges of the  $\overline{WKP5}$  to  $\overline{WKP0}$  signals are input. These six interrupts are assigned to the same vector addresses, and the detecting edge for each signal can be selected from rising or falling, depending on the settings of bits WPEG5 to WPEG0 in IEGR2.

When pins  $\overline{WKP5}$  to  $\overline{WKP0}$  are specified as an interrupt input by PMR5 and the specified edge is input, the corresponding bit in IWPR is set to 1, requesting an interrupt to the CPU. These interrupts can be masked by setting bit IENWP in IENR1.



**Figure 3.1 Reset Sequence** 



### **3.4.2 Internal Interrupts**

Each on-chip peripheral module has a flag to indicate the interrupt request status and the enable bit to enable or disable the interrupt. For RTC interrupt requests and direct transition interrupt requests generated by execution of the SLEEP instruction, this function is included in IRR1, IRR2, IENR1, and IENR2.

When an on-chip peripheral module requests an interrupt, the corresponding interrupt request status flag is set to 1, requesting an interrupt to the CPU. These interrupts can be disabled by clearing the corresponding enable bit to 0.

### **3.4.3 Interrupt Handling Sequence**

Interrupts are controlled by an interrupt controller.

Interrupt operation is described below.

- 1. If an NMI or an interrupt with its enable bit set to 1 is generated, an interrupt request signal is sent to the interrupt controller.
- 2. When multiple interrupt requests are generated, the interrupt controller requests the interrupt handling with the highest priority level which has been set in ICR to the CPU. Other interrupt requests are held pending. When the priority levels are the same, the interrupt controller selects an interrupt request according to the default priority levels shown in table 3.1.
- 3. The CPU accepts the NMI and address break regardless of the setting of the I bit. Other interrupt requests are accepted, if the I bit is cleared to 0 in CCR; if the I bit is set to 1, the interrupt request is held pending.
- 4. If the CPU accepts the interrupt after execution of the current instruction is completed, interrupt exception handling will begin. First, both PC and CCR are pushed onto the stack. The stack status at this time is shown in figure 3.3. The PC value pushed onto the stack is the address of the first instruction to be executed upon return from interrupt handling.
- 5. Then, the I bit in CCR is set to 1, masking further interrupts excluding the NMI and address break. Upon return from interrupt handling, the values of I bit and other bits in CCR will be restored and returned to the values prior to the start of interrupt exception handling.
- 6. Next, the CPU generates the vector address corresponding to the accepted interrupt, and transfers the address to PC as a start address of the interrupt handler. Then a program starts executing from the address indicated in PC.





Figure 3.2 shows the interrupt acceptance flowchart. Figure 3.4 shows a typical interrupt sequence where the program area is in the on-chip ROM and the stack area is in the on-chip RAM.

**Figure 3.2 Interrupt Acceptance Flowchart** 





**Figure 3.3 Stack Status after Exception Handling** 









### **3.4.4 Interrupt Response Time**

Table 3.3 shows the number of wait states after an interrupt request flag is set until the first instruction of the interrupt handling-routine is executed.

### **Table 3.3 Interrupt Wait States**



Notes: 1. For internal interrupts, the number of states is 1.

2. Not including EEPMOV instruction.



# **3.5 Usage Notes**

### **3.5.1 Interrupts after Reset**

If an interrupt is accepted after a reset and before the stack pointer (SP) is initialized, the PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset. Since the first instruction of a program is always executed immediately after the reset state ends, make sure that this instruction initializes the stack pointer (example: MOV.L #xx: 32, SP).

### **3.5.2 Notes on Stack Area Use**

When word data is accessed, the least significant bit of the address is regarded as 0. Access to the stack always takes place in words, so the stack pointer (SP: ER7) should never indicate an odd address. Use PUSH Rn (MOV.W Rn, @–SP) or POP Rn (MOV.W @SP+, Rn) to save or restore register values.

### **3.5.3 Notes on Rewriting Port Mode Registers**

When a port mode register is rewritten to switch the functions of external interrupt pins, IRO3 to IRQ0, and WKP5 to WKP0, the interrupt request flag may be set to 1.

When switching pin functions, mask the interrupt before setting the bit in the port mode register. After accessing the port mode register, execute at least one instruction (e.g., NOP), then clear the interrupt request flag from 1 to 0.

Figure 3.5 shows a port mode register setting and interrupt request flag clearing procedure.



**Figure 3.5 Port Mode Register Setting and Interrupt Request Flag Clearing Procedure** 



# Section 4 Address Break

The address break simplifies on-board program debugging. It requests an address break interrupt when the set break condition is satisfied. The interrupt request is not affected by the I bit of CCR. Break conditions that can be set include instruction execution at a specific address and a combination of access and data at a specific address. With the address break function, the execution start point of a program containing a bug is detected and execution is branched to the correcting program. Figure 4.1 shows a block diagram of the address break.



**Figure 4.1 Block Diagram of Address Break** 



## **4.1 Register Descriptions**

The address break has the following registers.

- Address break control register (ABRKCR)
- Address break status register (ABRKSR)
- Break address registers E, H, L (BARE, BARH, BARL)
- Break data register (BDRH, BDRL)

### **4.1.1 Address Break Control Register (ABRKCR)**

ABRKCR sets address break conditions.





[Legend]

x: Don't care.

When an address break is set in the data read cycle or data write cycle, the data bus used will depend on the combination of the byte/word access and address. Table 4.1 shows the access and data bus used. When an I/O register space with an 8-bit data bus width is accessed in word size, a byte access is generated twice. For details on data widths of each register, see section 22.1, Register Addresses (Address Order).

### **Table 4.1 Access and Data Bus Used**





### **4.1.2 Address Break Status Register (ABRKSR)**

ABRKSR consists of the address break interrupt flag and the address break interrupt enable bit.



### **4.1.3 Break Address Registers E, H, L (BARE, BARH, BARL)**

BAR (BARE, BARH, BARL) is a 24-bit readable/writable register that sets the address for generating an address break interrupt. The initial value of this register is H'FFFFFF. When setting the address break condition to the instruction execution cycle, set the first byte address of the instruction.

### **4.1.4 Break Data Registers H, L (BDRH, BDRL)**

BDR (BDRH, BDRL) is a 16-bit readable/writable register that sets the data for generating an address break interrupt. BDRH is compared with the upper 8-bit data bus. BDRL is compared with the lower 8-bit data bus. When memory or registers are accessed by byte, the upper 8-bit data bus is used for even and odd addresses in the data transmission. Therefore, comparison data must be set in BDRH for byte access. For word access, the data bus used depends on the address. See section 4.1.1, Address Break Control Register (ABRKCR), for details. The initial value of this register is undefined.



# **4.2 Operation**

When the ABIE bit in ABRKSR is set to 1, if the ABIF bit in ABRKSR is set to 1 by the combination of the address set in BAR, the data set in BDR, and the conditions set in ABRKCR, the address break function generates an interrupt request to the CPU. When the interrupt request is accepted, interrupt exception handling starts after the instruction being executed ends. The address break interrupt is not masked because of the I bit in CCR of the CPU.

Figures 4.2 (1) to (2) show the operation examples of the address break interrupt setting.



**Figure 4.2 Address Break Interrupt Operation Example (1)** 





**Figure 4.2 Address Break Interrupt Operation Example (2)** 



# Section 5 Clock Pulse Generators

The clock pulse generator consists of a system clock generating circuitry, a subclock generating circuitry, and two prescalers. The system clock generating circuitry includes a system clock oscillator, a duty correction circuit, an on-chip oscillator, an on-chip oscillator divider, a clock select circuit, and a system clock divider. The subclock generating circuitry includes a subclock oscillator and a subclock divider.



Figure 5.1 shows a block diagram of the clock pulse generator.

**Figure 5.1 Block Diagram of Clock Pulse Generators** 

The system clock ( $\phi$ ) and subclock ( $\phi_{\text{SUB}}$ ) are basic clocks on which the CPU and on-chip peripheral modules operate. The system clock is divided by a value from 2 to 8192 in prescaler S, and the subclock is divided by a value from 8 to 128 in prescaler W. These divided clocks are supplied to respective on-chip peripheral modules. The on-chip oscillator can generate system clock  $\phi_{BC}$ , which is produced by dividing  $R_{OS}$  by 2, 4, or 8, and the  $\phi_{40M}$  clock supplied to timer RC and timer RD.



## **5.1 Features**

- Choice of two clock sources On-chip oscillator clock External oscillator clock
- Choice of two frequencies of the on-chip oscillator by the user software

40 MHz

32 MHz

The signal generated by dividing the above clock by a value from 2 to 8 can be used as the system clock and the above clock can be used as the clock source for timer RC or timer RD.

• Frequency trimming

The initial frequency of the on-chip oscillator is within the range shown above, so users do not need to trim the frequency. If needed, users can adjust the on-chip oscillator frequency to the range by rewriting the trimming registers.

• Interrupt can be requested to the CPU when the system clock is changed from the external clock to the on-chip oscillator clock.

# **5.2 Register Descriptions**

Clock oscillators are controlled by the following registers.

- RC control register (RCCR)
- RC trimming data protect register (RCTRMDPR)
- RC trimming data register (RCTRMDR)
- Clock control/status register (CKCSR)



## **5.2.1 RC Control Register (RCCR)**

RCCR controls the on-chip oscillator.



[Legend]

X: Don't care



### **5.2.2 RC Trimming Data Protect Register (RCTRMDPR)**

RCTRMDPR controls RCTRMDPR itself and writing to RCTRMDR. Use the MOV instruction to rewrite this register. Bit manipulation instruction cannot change the settings.






#### **5.2.3 RC Trimming Data Register (RCTRMDR)**

RCTRMDR stores the trimming data of the on-chip oscillator frequency.



Note: \* These values are initialized while loading the trimming data.



#### **5.2.4 Clock Control/Status Register (CKCSR)**

CKCSR selects the OSC pin function, controls switching system clocks, and indicates the system clock state. These bits must be written in active mode.





#### **5.3 System Clock Oscillator**

#### **5.3.1 State Transition of System Clock**

The system clock of this LSI is generated from the on-chip oscillator clock after a reset. System clock sources can be switched from the on-chip oscillator clock to the external clock and vice versa by the user software.

Figure 5.2 shows the state transition of the system clock.



#### **Figure 5.2 State Transition of System Clock**

### **5.3.2 Clock Control Operation**

Figure 5.3 shows the flowchart to switch clock sources from the on-chip oscillator to the external clock. Figure 5.4 shows the flowchart to switch clock sources from the external clock to the onchip oscillator.







**Figure 5.4 Flowchart of Clock Switching (From External Clock to On-Chip Oscillator Clock)** 



#### **5.3.3 Clock Change Timing**

The timing for changing clocks are shown in figures 5.5 and 5.6.



**Figure 5.5 Timing Chart of Switching from On-Chip Oscillator Clock to External Clock** 





**Figure 5.6 Timing Chart to Switch from External Clock to On-Chip Oscillator Clock** 



# **5.4 Trimming of On-Chip Oscillator Frequency**

Users can trim the on-chip oscillator frequency, supplying the external reference pulses with the input capture function in timer RC or timer RD. An example of trimming flow using timer RC and a timing chart are shown in figures 5.7 and 5.8, respectively. Because RCTRMDR is initialized by a reset, when users have trimmed the oscillators, some operations after a reset are necessary, such as trimming it again or saving the trimming value in an external device for later reloading.



**Figure 5.7 Example of Trimming Flow for On-Chip Oscillator Frequency** 

RENESAS



**Figure 5.8 Timing Chart of Trimming of On-Chip Oscillator Frequency** 

The on-chip oscillator frequency is obtained by the expression below. Since the input-capture input is sampled at the rate of  $\phi_{\text{RC}}$ , the calculated result includes a sampling error of  $\pm 1$   $\phi_{\text{RC}}$  clock cycle.

 $\phi \text{RC} = \frac{(M + \alpha) - M}{t_{\Delta}}$  (MHz)

φRC: Frequency of divided on-chip oscillator clock (MHz)

 $t_A$ : Cycle of reference clock ( $\mu$ s)<br>M: Timer BC counter value

Timer RC counter value



# **5.5 External Oscillator**

This LSI has two methods to supply external clock pulses into it: connecting a crystal or ceramic resonator, and an external clock. Oscillation pins PJ0/OSC1 and PJ1/OSC2/CLKOUT are common with general ports PC0 and PC1, respectively. To set pins PC0 and PC1 as crystal resonator or external clock input ports, refer to section 5.3.2, Clock Control Operation.



**Figure 5.9 Block Diagram of External Oscillator** 

#### **5.5.1 Connecting Crystal Resonator**

Figure 5.10 shows an example of connecting a crystal resonator. An AT-cut parallel-resonance crystal resonator should be used. Figure 5.11 shows the equivalent circuit of a crystal resonator. A resonator having the characteristics given in table 5.1 should be used.



**Figure 5.10 Example of Connection to Crystal Resonator** 



**Figure 5.11 Equivalent Circuit of Crystal Resonator** 



#### **Table 5.1 Crystal Resonator Parameters**

#### **5.5.2 Connecting Ceramic Resonator**

Figure 5.12 shows an example of connecting a ceramic resonator.





#### **5.5.3 External Clock Input Method**

To use the external clock, input the external clock on pin OSC1 and leave pin OSC2 open. Figure 5.13 shows an example of connection. The duty cycle of the external clock signal must be 45 to 55%.



**Figure 5.13 Example of External Clock Input** 



# **5.6 Subclock Generator**

Figure 5.14 shows a block diagram of the subclock generator.



**Figure 5.14 Block Diagram of Subclock Generator** 

#### **5.6.1 Connecting 32.768-kHz Crystal Resonator**

Clock pulses can be supplied to the subclock divider by connecting a 32.768-kHz crystal resonator, as shown in figure 5.15. Figure 5.16 shows the equivalent circuit of the 32.768-kHz crystal resonator.



**Figure 5.15 Typical Connection to 32.768-kHz Crystal Resonator** 



**Figure 5.16 Equivalent Circuit of 32.768-kHz Crystal Resonator** 

RENESAS

#### **5.6.2 Pin Connection when not Using Subclock**

When the subclock is not used, connect pin X1 to VCL or VSS and leave pin X2 open, as shown in figure 5.17.





### **5.7 Prescaler**

#### **5.7.1 Prescaler S**

Prescaler S is a 13-bit counter using the system clock  $(\phi)$  as its input clock. The outputs, which are divided clocks, are used as internal clocks by the on-chip peripheral modules. Prescaler S is initialized to H'0000 by a reset, and starts counting on exit from the reset state. In standby mode and subsleep mode, the system clock pulse generator stops. Prescaler S also stops and is initialized to H'0000. It cannot be read from or written to by the CPU.

The outputs from prescaler S is shared by the on-chip peripheral modules. The division ratio can be set separately for each on-chip peripheral module. In active mode and sleep mode, the clock input to prescaler S is a system clock with the division ratio specified by bits MA2 to MA0 in SYSCR2.

#### **5.7.2 Prescaler W**

Prescaler W is a 5-bit counter using a 32.768 kHz signal divided by 4  $(\phi_w/4)$  as its input clock. The divided output is used for clock time base operation of timer A. Prescaler W is initialized to H'00 by a reset, and starts counting on exit from the reset state. Even in standby mode, subactive mode, or subsleep mode, prescaler W continues functioning so long as clock signals are supplied to pins  $X_1$  and  $X_2$ .



## **5.8 Usage Notes**

#### **5.8.1 Note on Resonators**

Resonator characteristics are closely related to board design and should be carefully evaluated by the user, referring to the examples shown in this section. Resonator circuit parameters will differ depending on the resonator element, stray capacitance of the PCB, and other factors. Suitable values should be determined in consultation with the resonator element manufacturer. Design the circuit so that the resonator element never receives voltages exceeding its maximum rating.

#### **5.8.2 Notes on Board Design**

When using a crystal resonator (ceramic resonator), place the resonator and its load capacitors as close as possible to pins OSC1 and OSC2. Other signal lines should be routed away from the oscillator circuit to prevent induction from interfering with correct oscillation (see figure 5.18).



**Figure 5.18 Example of Incorrect Board Design** 

# Section 6 Power-Down Modes

This LSI has five operating modes after a reset: a normal active mode and four power-down modes in which power consumption is significantly reduced. In addition to these modes, there is a module standby function in which power consumption is also reduced by selectively halting onchip module functions.

• Active mode

The CPU and all on-chip peripheral modules operate on the system clock. The system clock source can be selected from among φosc, Rosc/2, Rosc/4, and Rosc/8. The system clock frequency can be selected from among φ, φ/8, φ/16, φ/32, and φ/64.

• Subactive mode

The CPU and all on-chip peripheral modules operate on the subclock. The subclock frequency can be selected from  $\frac{dw}{2}$ ,  $\frac{dw}{4}$ , or  $\frac{dw}{8}$ .

• Sleep mode

The CPU halts. On-chip peripheral modules operate on the system clock.

• Subsleep mode

The CPU halts. On-chip peripheral modules operate on the subclock.

Standby mode

The CPU and all on-chip peripheral modules halt. When the clock time-base function is selected, the RTC operates.

• Module standby function

Independent of the above modes, power consumption can be reduced by halting individual onchip peripheral modules that are not in use.



### **6.1 Register Descriptions**

The registers related to power-down modes are listed below. For details on the serial mode control register (SCI3\_3 module standby), see section 17.1, Features.

- System control register 1 (SYSCR1)
- System control register 2 (SYSCR2)
- System control register 3 (SYSCR3)
- Module standby control register 1 (MSTCR1)
- Module standby control register 2 (MSTCR2)
- Module standby control register 4 (MSTCR4)
- Serial Mode Control Register (SMCR)

#### **6.1.1 System Control Register 1 (SYSCR1)**

SYSCR1, SYSCR2, and SYSCR3 control the power-down modes.











#### **Table 6.1 Operating Frequency and Waiting Time**



RENESAS

[Legend]

x: Don't care

Note: Time unit is ms.

#### **6.1.2 System Control Register 2 (SYSCR2)**

SYSCR2 controls the power-down modes, as well as SYSCR1.



[Legend]

x: Don't care.

#### **6.1.3 System Control Register 3 (SYSCR3)**

SYSCR3 controls waiting time in combination with SYSCR1.



#### **6.1.4 Module Standby Control Register 1 (MSTCR1)**

MSTCR1 allows the on-chip peripheral modules to enter a standby state in module units.





#### **6.1.5 Module Standby Control Register 2 (MSTCR2)**

MSTCR2 allows the on-chip peripheral modules to enter a standby state in module units.





#### **6.1.6 Module Standby Control Register 4 (MSTCR4)**

MSTCR4 allows the on-chip peripheral modules to enter a standby state in module units.





# **6.2 Mode Transitions and States of LSI**

Figure 6.1 shows the possible transitions among these operating modes. A transition is made from the program execution state to the program halt state by executing a SLEEP instruction. Interrupts allow for returning from the program halt state to the program execution state. A direct transition between active mode and subactive mode, which are both program execution states, can be made without halting the program. The operating frequency can also be changed in the same modes by making a transition directly from active mode to active mode, and from subactive mode to subactive mode. RES input enables transitions from a mode to the reset state. Table 6.2 shows the transition conditions of each mode after the SLEEP instruction is executed and a mode to return by an interrupt. Table 6.3 shows the internal states of the LSI in each mode.



#### **Figure 6.1 Mode Transition Diagram**



#### **Table 6.2 Transition Mode after SLEEP Instruction Execution and Transition Mode due to Interrupt**

[Legend]

X: Don't care.

Note: \* When a state transition is performed while SMSEL is 1, timer V, SCI3, SCI3\_2, SCI3\_3, and the A/D converter are reset, and all registers are set to their initial values. To use these functions after entering active mode, reset the registers.





#### **Table 6.3 Internal State in Each Operating Mode**

Note: \* Registers can be read or written in subactive mode.



#### **6.2.1 Sleep Mode**

In sleep mode, CPU operation is halted but the on-chip peripheral modules function at the clock frequency set by the MA2, MA1, and MA0 bits in SYSCR2. CPU register contents are retained. When an interrupt is requested, sleep mode is cleared and interrupt exception handling starts. Sleep mode is not cleared if the I bit of the condition code register (CCR) is set to 1 or the requested interrupt is disabled in the interrupt enable register. After sleep mode is cleared, a transition is made to active mode when the LSON bit in SYSCR2 is 0, and a transition is made to subactive mode when the bit is 1. When the RES pin goes low, the CPU goes into the reset state and sleep mode is cleared.

#### **6.2.2 Standby Mode**

In standby mode, the system clock oscillator stops, so the CPU and on-chip peripheral modules stop functioning. However, as long as the rated voltage is supplied, the contents of CPU registers, on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents will be retained as long as the voltage set by the RAM data retention voltage is provided. The I/O ports go to the high-impedance state.

The standby mode is cleared by an interrupt. When an interrupt is requested, the system clock oscillator starts. After the time set in bits STS2 to STS0 in SYSCR1 and bit STS3 in SYSCR3 has elapsed, the standby mode is lifted and the interrupt exception handling starts. The standby mode is not lifted if the I bit in CCR is set to 1 or the requested interrupt is disabled in the interrupt enable register.

When the RES signal goes low, the on-chip oscillator starts oscillation. Since clock signals are supplied to the entire chip as soon as the on-chip oscillator starts oscillation, the RES signal must be kept low over a given time. After the given time, the CPU starts the reset exception handling when the RES signal is driven high.

#### **6.2.3 Subsleep Mode**

In subsleep mode, operation of the CPU and on-chip peripheral modules other than the RTC is halted. As long as a required voltage is applied, the contents of CPU registers, the on-chip RAM, and some registers of the on-chip peripheral modules are retained. I/O ports keep the same states as before the transition.

The subsleep mode is lifted by an interrupt. When an interrupt is requested, the subsleep mode is lifted and the interrupt exception handling starts. The subsleep mode is not lifted if the I bit in CCR is set to 1 or the requested interrupt is disabled in the interrupt enable register. The mode after the subsleep mode is lifted, a transition is made to the active mode or subactive mode according to the LSON bit in SYSCR2 is 0. After the time set in bits STS2 to STS0 in SYSCR1 and bit STS3 in SYSCR has elapsed, a transition is made to active mode.

When the RES signal goes low, the on-chip oscillator starts oscillation. Since clock signals are supplied to the entire chip as soon as the on-chip oscillator starts oscillation, the RES signal must be kept low over a given time. After the given time, the CPU starts the reset exception handling when the RES signal is driven high.

#### **6.2.4 Subactive Mode**

The operating frequency in subactive mode is selected from  $\phi_w/2$ ,  $\phi_w/4$ , and  $\phi_w/8$  by the SA1 and SA0 bits in SYSCR2. After the SLEEP instruction is executed, the operating frequency changes to the frequency which is set before the execution.

When the SLEEP instruction is executed in subactive mode, a transition to sleep mode, subsleep mode, standby mode, active mode, or subactive mode is made, depending on the combination of SYSCR1 and SYSCR2.

When the RES signal goes low, the on-chip oscillator starts oscillation. Since clock signals are supplied to the entire chip as soon as the on-chip oscillator starts oscillation, the RES signal must be kept low over a given time. After the given time, the CPU starts the reset exception handling when the RES signal is driven high.

# **6.3 Operating Frequency in Active Mode**

This LSI operates in active mode at the frequency specified by bits MA2, MA1, and MA0 in SYSCR2. The operating frequency changes to the set frequency after the SLEEP instruction execution.





# **6.4 Direct Transition**

The CPU can execute programs in two modes: active and subactive modes. A direct transition is a transition between these two modes without stopping program execution. A direct transition can be made by executing the SLEEP instruction while the DTON bit in SYSCR2 is set to 1. The direct transition also enables operating frequency modification in active or subactive mode. After the mode transition, direct transition interrupt exception handling starts.

If the direct transition interrupt is disabled in interrupt enable register 1, a transition is made instead to sleep or subsleep mode. Note that if a direct transition is attempted while the I bit in CCR is set to 1, sleep or subsleep mode will be entered, and the resulting mode cannot be cleared by means of an interrupt.

#### **6.4.1 Direct Transition from Active Mode to Subactive Mode**

The time from the start of the SLEEP instruction execution to the end of the interrupt exception handling (the direct transition time) is calculated by equation (1).

Direct transition time  $= \{$  (number of SLEEP instruction execution cycles) + (number of internal clock cycles) $\{x \in \mathcal{X} \mid x \in \mathcal{X}\}$  (teyc before transition) + (number of interrupt exception handling cycles)  $x$ (tsubcyc after transition) …. (1)

Example 1: Case when the CPU operating clock changes from  $\phi_{\text{osc}}$  to  $\phi_{\text{osc}}/8$ 

Direct transition time =  $(2 + 1) \times t_{\text{osc}} + 16 \times 8 t_{\text{w}} = 3 t_{\text{osc}} + 128 t_{\text{w}}$ 

Example 2: Case when the system clock source is Rosc/4 and the division ratio is 16; the CPU operating clock changes from  $\phi/16$  to  $\phi\sqrt{2}$ 

Direct transition time =  $(2 + 1) \times 4$  t<sub>rosc</sub>  $\times$  16 + 16  $\times$  2 t<sub>w</sub> = 192 t<sub>rosc</sub> + 32 t<sub>w</sub>

[Legend]



#### **6.4.2 Direct Transition from Subactive Mode to Active Mode**

The time from the start of the SLEEP instruction execution to the end of the interrupt exception handling (the direct transition time) is calculated by equation (2).

Direct transition time  $= \{$  (number of SLEEP instruction execution cycles) + (number of internal processing cycles)  $\times$  (tsubcyc before transition) + { (waiting time set in bits STS2 to STS0) + (number of interrupt exception handling cycles)  $\times$  (t<sub>eye</sub> after transition) .... (2)

Example 1: Case when the CPU operating clock changes from  $\phi_{\nu}$ /8 to  $\phi_{\nu}$ , and a waiting time of 32768 cycles is set

Direct transition time =  $(2 + 1) \times 8$  t<sub>w</sub> +  $(32768 + 16) \times t_{\text{osc}} = 24$  t<sub>w</sub> + 32784 t<sub>osc</sub>

Example 2: Case when the CPU operating clock changes from  $\phi$  /4 to Rosc/2, and a waiting time of 4096 cycles is set

Direct transition time =  $(2 + 1) \times 4$  t<sub>w</sub> +  $(4096 + 16) \times t_{\text{reco}} = 12$  t<sub>w</sub> + 8224 t<sub>osc</sub>

[Legend]



tsubcyc: Subclock  $(\phi_{\text{SUB}})$  cycle time

# **6.5 Module Standby Function**

The module-standby function can be set to any peripheral module. In the module standby state, the clock supply to modules stops to enter the power-down mode. Setting a bit in MSTCR1, MSTCR2, MSTCR4, or SMCR that corresponds to each module to 1 enables each on-chip peripheral module to enter the module standby state and the module standby state is canceled by clearing the bit to 0.





# Section 7 ROM

The features of the 128-kbyte flash memory in this LSI are summarized below.

- Programming/erasing methods
	- The flash memory is programmed 128 bytes at a time. Erasure is performed in single-block units. The flash memory is configured as follows: four 1-kbyte blocks, one 28-kbyte block, and three 32-kbyte blocks. To erase the entire flash memory, each block must be erased in turn.
- Reprogramming capability
	- The flash memory can be reprogrammed up to 1,000 times.
- On-board programming
	- On-board programming/erasing can be done in boot mode, in which the boot program built into the chip is started to erase or program of the entire flash memory. In normal user programming mode, individual blocks can be erased or programmed.
- Programmer mode
	- Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode.
- Automatic bit rate adjustment
	- For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to match the transfer bit rate of the host.
- Programming/erasing protection
	- $\sim$  Sets software protection against flash memory programming/erasing.
- Power-down mode
	- Operation of the power supply circuit can be partly halted in subactive mode. As a result, flash memory can be read with low power consumption.



# **7.1 Block Configuration**

Figure 7.1 shows the block configuration of flash memory. The thick lines indicate erasing units, the narrow lines indicate programming units, and the values in the frames are addresses. The 128 kbyte flash memory is divided into four 1-kbyte blocks, one 28-kbyte block, and three 32-kbyte blocks. Erasing is performed in these units.

Programming is performed in 128-byte units, each starting at an address with H'00 or H'80 as the low-order byte.

	H'000000 ! H'000001	H'000002	Programming unit: 128 bytes -	H'00007F
Erasing unit: 1 kbyte				
	H'000380 H'000381	H'000382		H'0003FF
Erasing unit: 1 kbyte	H'000400 H'000401	H'000402	Programming unit: 128 bytes -	H'00047F
	H'000780 H'000781	H'000782		<b>H'0007FF</b>
Erasing unit: 1 kbyte	H'000800 H'000801	H'000802	Programming unit: 128 bytes	H'00087F
	H'000B80 H'000B81	H'000B82		<b>H'000BFF</b>
Erasing unit: 1 kbyte	H'000C00 H'000C01	H'000C02	Programming unit: 128 bytes -	<b>H'000C7F</b>
	H'000F80 H'000F81	H'000F82		H'000FFF
Erasing unit: 28 kbytes	H'001000 : H'001001	H'001002	Programming unit: 128 bytes	H'00107F
	H'007F80 H'007F81	H'007F82		<b>H'007FFF</b>
Erasing unit: 32 kbytes	H'008000 H'008001	H'008002	Programming unit: 128 bytes →	H'00807F
	H'00FF80 : H'00FF81 :	H'00FF82		H'00FFFF
Erasing unit: 32 kbytes	H'010000 H'010001	H'010002	Programming unit: 128 bytes	H'01007F
	H'017F80 H'017F81	H'017F82		H'017FFF
Erasing unit: 32 kbytes	H'018000 H'018001	H'018002	Programming unit: 128 bytes -	H'01807F
		H'01FF80 H'01FF81 H'01FF82		H'01FFFF

**Figure 7.1 Block Configuration of Flash Memory** 

# **7.2 Register Descriptions**

The flash memory has the following registers.

- Flash memory control register 1 (FLMCR1)
- Flash memory control register 2 (FLMCR2)
- Erase block register 1 (EBR1)
- Flash memory power control register (FLPWCR)
- Flash memory enable register (FENR)

#### **7.2.1 Flash Memory Control Register 1 (FLMCR1)**

FLMCR1 is a register that makes the flash memory change to programming mode, program-verify mode, erasing mode, or erase-verify mode. For details on register setting, refer to section 7.4, Flash Memory Programming/Erasing.







#### **7.2.2 Flash Memory Control Register 2 (FLMCR2)**

FLMCR2 is a register that displays the state of flash memory programming/erasing. FLMCR2 is a read-only register, and should not be written to.



#### **7.2.3 Erase Block Register 1 (EBR1)**

EBR1 specifies whether or not a block in the flash memory is erased. EBR1 is initialized to H'00 when the SWE bit in FLMCR1 is 0. Do not set more than one bit at a time, as this will cause all the bits in EBR1 to be automatically cleared to 0.





#### **7.2.4 Flash Memory Power Control Register (FLPWCR)**

FLPWCR enables or disables a transition to the flash memory power-down mode when the LSI switches to subactive mode. There are two modes: mode in which operation of the power supply circuit of flash memory is partly halted in power-down mode and flash memory can be read, and mode in which even if a transition is made to subactive mode, operation of the power supply circuit of flash memory is retained and flash memory can be read.



#### **7.2.5 Flash Memory Enable Register (FENR)**

Bit 7 (FLSHE) in FENR enables or disables the CPU access to the flash memory control registers, FLMCR1, FLMCR2, EBR1, and FLPWCR.


# **7.3 On-Board Programming Modes**

There are two modes for programming/erasing of the flash memory; boot mode, which enables onboard programming/erasing, and programmer mode, in which programming/erasing is performed with a PROM programmer. On-board programming/erasing can also be performed in user programming mode. At reset-start in reset mode, this LSI changes to a mode depending on the TEST pin settings, NMI pin settings, and input level of each port, as shown in table 7.1. The input level of each pin must be defined four states before the reset ends.

When changing to boot mode, the boot program built into this LSI is initiated. The boot program transfers the programming control program from the externally-connected host to on-chip RAM via SCI3. After erasing the entire flash memory, the programming control program is executed. This can be used for programming initial values in the on-board state or for a forcible return when programming/erasing can no longer be done in user programming mode. In user programming mode, individual blocks can be erased and programmed by branching to the user programming/erasure control program prepared by the user.





[Legend]

X : Don't care.

#### **7.3.1 Boot Mode**

Table 7.2 shows the boot mode operations between reset end and branching to the programming control program.

- 1. When boot mode is used, the flash memory programming control program must be prepared in the host beforehand. Prepare a programming control program in accordance with the description in section 7.4, Flash Memory Programming/Erasing.
- 2. SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit data, 1 stop bit, and no parity.



- 3. When the boot program is initiated, the chip measures the low-level period of asynchronous SCI communication data (H'00) transmitted continuously from the host. The chip then calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to match that of the host. The reset should end with the RxD pin high. The RxD and TxD pins should be pulled up on the board if necessary. After the reset is complete, it takes approximately 100 states before the chip is ready to measure the low-level period.
- 4. After matching the bit rates, the chip transmits one H'00 byte to the host to indicate the completion of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the chip. If reception could not be performed normally, initiate boot mode again by a reset. Depending on the host's transfer bit rate and system clock frequency of this LSI, there will be a discrepancy between the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer bit rate and system clock frequency of this LSI within the ranges listed in table 7.3.
- 5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area H'FFF780 to H'FFFEEF is the area to which the programming control program is transferred from the host. The boot program area cannot be used until the execution state in boot mode switches to the programming control program.
- 6. Before branching to the programming control program, the chip terminates transfer operations by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate value remains set in BRR. Therefore, the programming control program can still use it for transfer of program data or verify data with the host. The TxD pin is high (PCR22 = 1, P22 = 1). The contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of the programming control program, as the stack pointer (SP), in particular, is used implicitly in subroutine calls, etc.
- 7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, waiting at least 20 states, and then setting the TEST pin and NMI pin. Boot mode is also cleared when a WDT overflow occurs.
- 8. Do not change the TEST pin and NMI pin input levels in boot mode.

## **Table 7.2 Boot Mode Operation**







## **Table 7.3 System Clock Frequencies for which Automatic Adjustment of LSI Bit Rate is Possible**

#### **7.3.2 Programming/Erasing in User Programming Mode**

On-board programming/erasing of an individual flash memory block can also be performed in user programming mode by branching to a user programming/erasure control program. The user must set branching conditions and provide on-board means of supplying programming data. The flash memory must contain the user programming/erasure control program or a program that provides the user programming/erasure control program from external memory. As the flash memory itself cannot be read during programming/erasing, transfer the user programming/erasure control program to on-chip RAM, as in boot mode. Figure 7.2 shows a sample procedure for programming/erasing in user programming mode. Prepare a user programming/erasure control program in accordance with the description in section 7.4, Flash Memory Programming/Erasing.



**Figure 7.2 Programming/Erasing Flowchart Example in User Programming Mode** 

# **7.4 Flash Memory Programming/Erasing**

A software method using the CPU is employed to program and erase flash memory in the onboard programming modes. Depending on the FLMCR1 setting, the flash memory operates in one of the following four modes: Programming mode, program-verify mode, erasing mode, and eraseverify mode. The programming control program in boot mode and the user programming/erasure control program in user programming mode use these operating modes in combination to perform programming/erasing. Flash memory programming and erasing should be performed in accordance with the descriptions in section 7.4.1, Programming/Program-Verify and section 7.4.2, Erasure/Erase-Verify, respectively.

## **7.4.1 Programming/Program-Verify**

When writing data or programs to the flash memory, the programming/program-verify flowchart shown in figure 7.3 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to the flash memory without subjecting the chip to voltage stress or sacrificing program data reliability.

- 1. Programming must be done to an empty address. Do not reprogram an address to which programming has already been performed.
- 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer must be performed even if writing fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.
- 3. Prepare the following data storage areas in RAM: A 128-byte programming data area, a 128 byte reprogramming data area, and a 128-byte additional-programming data area. Perform reprogramming data computation according to table 7.4, and additional programming data computation according to table 7.5.
- 4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data area or additional-programming data area to the flash memory. The program address and 128-byte data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00 or H'80.
- 5. The time during which the P bit is set to 1 is the programming time. Table 7.6 shows the allowable programming times.
- 6. The watchdog timer (WDT) is set to prevent overprogramming due to program runaway, etc. An overflow cycle of approximately 6.6 ms is allowed.
- 7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 2 bits are B'00. Verify data can be read in words or in longwords from the address to which a dummy write was performed.



8. The maximum number of repetitions of the programming/program-verify sequence of the same bit is 1,000.



#### **Figure 7.3 Programming/Program-Verify Flowchart**





## **Table 7.4 Reprogramming Data Computation Table**

#### **Table 7.5 Additional-Program Data Computation Table**



### **Table 7.6 Programming Time**



Note: Time shown in  $\mu$ s.



## **7.4.2 Erasure/Erase-Verify**

When erasing flash memory, the erasure/erase-verify flowchart shown in figure 7.4 should be followed.

- 1. Prewriting (setting erase block data to all 0s) is not necessary.
- 2. Erasing is performed in block units. Make only a single-bit specification in the erase block register (EBR1). To erase multiple blocks, each block must be erased in turn.
- 3. The time during which the E bit is set to 1 is the flash memory erase time.
- 4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc. An overflow cycle of approximately 19.8 ms is allowed.
- 5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower two bits are B'00. Verify data can be read in longwords from the address to which a dummy write was performed.
- 6. If the read data is not erased successfully, set erasing mode again, and repeat the erase/eraseverify sequence as before. The maximum number of repetitions of the erase/erase-verify sequence is 100.

## **7.4.3 Interrupt Handling when Programming/Erasing Flash Memory**

All interrupts, including the NMI interrupt, are disabled while flash memory is being programmed or erased, or while the boot program is executing, for the following three reasons:

- 1. Interrupt during programming/erasing may cause a violation of the programming or erasing algorithm, with the result that normal operation cannot be assured.
- 2. If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions.
- 3. If an interrupt occurs during boot program execution, normal boot mode sequence cannot be carried out.



**Figure 7.4 Erasure/Erase-Verify Flowchart** 

# **7.5 Programming/Erasing Protection**

There are three types of flash memory programming/erasing protection; hardware protection, software protection, and error protection.

## **7.5.1 Hardware Protection**

Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted because of a transition to reset, subactive mode, subsleep mode, or standby mode. Flash memory control register 1 (FLMCR1), flash memory control register 2 (FLMCR2), and erase block register 1 (EBR1) are initialized. In a reset via the RES pin, the reset state is not entered unless the RES pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the RES pin low for the RES pulse width specified in the AC Characteristics section.

## **7.5.2 Software Protection**

Software protection can be implemented against programming/erasing of all flash memory blocks by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the P or E bit in FLMCR1 does not cause a transition to programming mode or erasing mode. By setting the erase block register 1 (EBR1), erase protection can be set for individual blocks. When EBR1 is set to H'00, erase protection is set for all blocks.

## **7.5.3 Error Protection**

In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the programming/erasing algorithm, and the programming/erasing operation is forcibly aborted. Aborting the programming/erasing operation prevents damage to the flash memory due to overprogramming or overerasing.

When the following errors are detected during programming/erasing of flash memory, the FLER bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory of the relevant address area is read during programming/erasing (including vector read and instruction fetch)
- Immediately after exception handling excluding a reset during programming/erasing
- When a SLEEP instruction is executed during programming/erasing

The FLMCR1, FLMCR2, and EBR1 settings are retained, however programming mode or erasing mode is aborted at the point at which the error occurred. Programming mode or erasing mode cannot be re-entered by re-setting the P or E bit. However, PV and EV bit settings are retained, and a transition can be made to verify mode. Error protection can be cleared only by a power-on reset.

# **7.6 Programmer Mode**

In programmer mode, a PROM programmer can be used to perform programming/erasing via a socket adapter, just as a discrete flash memory. Use a PROM programmer that supports the MCU device type with the on-chip Renesas Technology 128-kbyte flash memory.

# **7.7 Power-Down States for Flash Memory**

In user mode, the flash memory will operate in either of the following states:

• Normal operating mode

The flash memory can be read and written to at high speed.

• Power-down operating mode

The power supply circuit of flash memory can be partly halted. As a result, flash memory can be read with low power consumption.

• Standby mode

All flash memory circuits are halted.

Table 7.7 shows the correspondence between the operating modes of this LSI and the flash memory. In subactive mode, the flash memory can be set to operate in power-down mode with the PDWND bit in FLPWCR. When the flash memory returns to its normal operating state from power-down mode or standby mode, a period to stabilize operation of the power supply circuits that were stopped is needed. When the flash memory returns to its normal operating state, bits STS2 to STS0 in SYSCR1 and bit STS3 in SYSCR3 must be set so that the waiting time is100 µs or more, even when the external clock is being used.





## **Table 7.7 Flash Memory Operating States**



# Section 8 RAM

This LSI has an on-chip high-speed static RAM. The RAM is connected to the CPU by a 16-bit data bus, enabling the CPU to access both byte data and word data in two states.



Note: \* When the E7 is used, the area from H'FFF780 to H'FFFB7F must not be accessed.





# Section 9 I/O Ports

This LSI has seventy-nine general I/O ports and eight general input-only ports. Twenty ports are large current ports, which can drive 20 mA ( $\mathcal{N}_{\text{or}} = 1.5$  V) when a low level signal is output. Any of these ports can become an input port immediately after a reset. They can also be used as I/O pins of the on-chip peripheral modules or external interrupt input pins, and these functions can be switched depending on the register settings. The registers for selecting these functions can be divided into two types: those included in I/O ports and those included in each on-chip peripheral module. General I/O ports are comprised of the port control register for controlling inputs/outputs and the port data register for storing output data and can select inputs/outputs in bit units.

For functions in each port, see appendix B.1, I/O Port Block Diagrams. For the execution of bitmanipulation instructions to the port control register and port data register, see section 2.8.3, Bit Manipulation Instruction.

# **9.1 Port 1**

Port 1 is a general I/O port also functioning as IRQ interrupt input pins, an RTC output pin, a 14 bit PWM output pin, a timer B1 input pin, and a timer V input pin. Figure 9.1 shows its pin configuration.



#### **Figure 9.1 Port 1 Pin Configuration**

Port 1 has the following registers.

- Port mode register 1 (PMR1)
- Port control register 1 (PCR1)
- Port data register 1 (PDR1)
- Port pull-up control register 1 (PUCR1)



## **9.1.1 Port Mode Register 1 (PMR1)**

PMR1 switches functions of pins in port 1 and port 2.



## **9.1.2 Port Control Register 1 (PCR1)**



PCR1 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 1.

## **9.1.3 Port Data Register 1 (PDR1)**

PDR1 is a general I/O port data register of port 1.





## **9.1.4 Port Pull-Up Control Register 1 (PUCR1)**

**Bit Bit Name Initial Value R/W Description**  7 6 5 4 3 2 1 0 PUCR17 PUCR16 PUCR15 PUCR14  $\overline{\phantom{0}}$ PUCR12 PUCR11 PUCR10 0 0 0 0 1 0 0 0 R/W R/W R/W R/W  $\overline{\phantom{0}}$ R/W R/W R/W Only bits for which PCR1 is cleared are valid. The pullup MOSs of P17 to P14 and P12 to P10 pins enter the on-state when these bits are set to 1, while they enter the off-state when these bits are cleared to 0. Bit 3 is a reserved bit. This bit is always read as 1.

PUCR1 controls the pull-up MOS in bit units of the pins set as the input ports.

#### **9.1.5 Pin Functions**

The correspondence between the register specification and the port functions is shown below.

#### • P17/IRQ3/TRGV pin



# $\bullet$  P16/ $\overline{\text{IRQ2}}$  pin



[Legend] X: Don't care.

## • P15/IRQ1/TMIB1 pin



[Legend] X: Don't care.

 $\bullet$  P14/IRQ0 pin



[Legend] X: Don't care.

## • P12 pin





## • P11/PWM pin



[Legend] X: Don't care.

## • P10/TMOW pin



# **9.2 Port 2**

Port 2 is a general I/O port also functioning as SCI3 I/O pins. Each pin of port 2 is shown in figure 9.2. The register settings of PMR1 and SCI3 have priority for functions of the pins for both uses.



**Figure 9.2 Port 2 Pin Configuration** 

Port 2 has the following registers.

- Port control register 2 (PCR2)
- Port data register 2 (PDR2)
- Port mode register 3 (PMR3)

## **9.2.1 Port Control Register 2 (PCR2)**

PCR2 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 2.





### **9.2.2 Port Data Register 2 (PDR2)**



PDR2 is a general I/O port data register of port 2.

## **9.2.3 Port Mode Register 3 (PMR3)**

PMR3 selects the CMOS output or NMOS open-drain output for port 2.



## **9.2.4 Pin Functions**

The correspondence between the register specification and the port functions is shown below.

• P27 pin



## • P26 pin



## • P25 pin



## • P24 pin





## • P23 pin



#### • P22/TXD pin



[Legend] X: Don't care.

## • P21/RXD pin



[Legend] X: Don't care.

### • P20/SCK3 pin



# **9.3 Port 3**

Port 3 is a general I/O port. Each pin of port 3 is shown in figure 9.3.





Port 3 has the following registers.

- Port control register 3 (PCR3)
- Port data register 3 (PDR3)

#### **9.3.1 Port Control Register 3 (PCR3)**

PCR3 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 3.



## **9.3.2 Port Data Register 3 (PDR3)**



PDR3 is a general I/O port data register of port 3.

## **9.3.3 Pin Functions**

The correspondence between the register specification and the port functions is shown below.

• P37 pin



• P36 pin



# • P35 pin



## • P34 pin



## • P33 pin



## • P32 pin



## • P31 pin





P<sub>30</sub> pin



# **9.4 Port 5**

Port 5 is a general I/O port also functioning as an  $I^2C$  bus interface I/O pin and a wakeup interrupt input pin. Each pin of port 5 is shown in figure 9.4. The register setting of the  $I^2C$  bus interface has priority for functions of the pins P57/SCL and P56/SDA. Since the output buffer for pins P56 and P57 has the NMOS push-pull structure, it differs from an output buffer with the CMOS structure in the high-level output characteristics (see section 23, Electrical Characteristics).



**Figure 9.4 Port 5 Pin Configuration** 

Port 5 has the following registers.

- Port mode register 5 (PMR5)
- Port control register 5 (PCR5)
- Port data register 5 (PDR5)
- Port pull-up control register 5 (PUCR5)

## **9.4.1 Port Mode Register 5 (PMR5)**

PMR5 switches functions of pins in port 5.





## **9.4.2 Port Control Register 5 (PCR5)**



PCR5 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 5.

### **9.4.3 Port Data Register 5 (PDR5)**

PDR5 is a general I/O port data register of port 5.



## **9.4.4 Port Pull-Up Control Register 5 (PUCR5)**



PUCR5 controls the pull-up MOS in bit units of the pins set as the input ports.

## **9.4.5 Pin Functions**

The correspondence between the register specification and the port functions is shown below.

• P57/SCL pin



[Legend] X: Don't care.

SCL performs the NMOS open-drain output, that enables a direct bus drive.



• P56/SDA pin



[Legend] X: Don't care.

SDA performs the NMOS open-drain output, that enables a direct bus drive.

• P55/WKP5 pin



[Legend] X: Don't care.

# • P54/WKP4 pin



# • P53/WKP3 pin



[Legend] X: Don't care.

## • P52/WKP2 pin



[Legend] X: Don't care.

## • P51/WKP1 pin



[Legend] X: Don't care.

## • P50/WKP0 pin



## **9.5 Port 7**

Port 7 is a general I/O port also functioning as a timer V I/O pin and SCI3\_2 I/O pin. Each pin of port 7 is shown in figure 9.5. The register settings of the timer V and SCI3\_2 have priority for functions of the pins for both uses.



#### **Figure 9.5 Port 7 Pin Configuration**

Port 7 has the following registers.

- Port control register 7 (PCR7)
- Port data register 7 (PDR7)

#### **9.5.1 Port Control Register 7 (PCR7)**

PCR7 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 7.



## **9.5.2 Port Data Register 7 (PDR7)**



PDR7 is a general I/O port data register of port 7.

## **9.5.3 Pin Functions**

The correspondence between the register specification and the port functions is shown below.

• P77 pin



## • P76/TMOV pin



## • P75/TMCIV pin



#### • P74/TMRIV pin



#### • P72/TXD\_2 pin



[Legend] X: Don't care.

#### • P71/RXD\_2 pin


P70/SCK3\_2 pin



[Legend] X: Don't care.

## **9.6 Port 8**

Port 8 is a general I/O port. Each pin of port 8 is shown in figure 9.6.



### **Figure 9.6 Port 8 Pin Configuration**

Port 8 has the following registers.

- Port control register 8 (PCR8)
- Port data register 8 (PDR8)

### **9.6.1 Port Control Register 8 (PCR8)**

PCR8 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 8.





### **9.6.2 Port Data Register 8 (PDR8)**



PDR8 is a general I/O port data register of port 8.

#### **9.6.3 Pin Functions**

The correspondence between the register specification and the port functions is shown below.

• P87 pin



• P86 pin



• P85 pin



# **9.7 Port C**

Port C is a general I/O port. Each pin of port C is shown in figure 9.7.



### **Figure 9.7 Port C Pin Configuration**

Port C has the following registers.

- Port control register C (PCRC)
- Port data register C (PDRC)

### **9.7.1 Port Control Register C (PCRC)**

PCRC selects inputs/outputs in bit units for pins to be used as general I/O ports of port C.





### **9.7.2 Port Data Register C (PDRC)**



PDR9 is a general I/O port data register of port C.

#### **9.7.3 Pin Functions**

The correspondence between the register specification and the port functions is shown below.

• PC3 pin



### • PC2 pin



### • PC1 pin



#### • PC0 pin



# **9.8 Port D**

Port D is a general I/O port also functioning as timer RD\_0 I/O pins. Each pin of port D is shown in figure 9.8. The setting for the timer RD\_0 function has priority over those for other functions.



### **Figure 9.8 Port D Pin Configuration**

Port D has the following registers.

- Port control register D (PCRD)
- Port data register D (PDRD)



### **9.8.1 Port Control Register D (PCRD)**



PCRD selects inputs/outputs in bit units for pins to be used as general I/O ports of port D.

### **9.8.2 Port Data Register D (PDRD)**

PDRD is a general I/O port data register of port D.



# **9.8.3 Pin Functions**

The correspondence between the register specification and the port functions is shown below.

• PD7/FTIOD1 pin





# • PD6/FTIOC1 pin



# • PD5/FTIOB1 pin





• PD4/FTIOA1 pin





# • PD3/FTIOD0 pin





• PD2/FTIOC0 pin



# • PD1/FTIOB0 pin





### • PD0/FTIOA0 pin

<b>Register</b>	<b>TRDOER1</b> - 01	TRDFCR_01			<b>TRDIORA</b> $\overline{\mathbf{0}}$	<b>PCRD</b>	
<b>Bit Name EA0</b>		<b>STCLK</b>	CMD1 and <b>CMD0</b>	PWM <sub>3</sub>	IOA <sub>2</sub> to IOA0		<b>PCRD0 Pin Function</b>
Setting Value	1	X	XX	X	<b>XXX</b>	0	PD0 input/FTIOA0 input pin
						1	PD0 output pin
	$\Omega$	1	XX	X	<b>XXX</b>	$\Omega$	PD0 input/FTIOA0 input pin
						$\mathbf{1}$	PD0 output pin
		$\Omega$	00	0	<b>XXX</b>	X	FTIOA0 output pin
				1	$01X$ or 001	X	FTIOA0 output pin
					1XX or 000	$\Omega$	PD0 input/FTIOA0 input pin
						1	PD0 output pin
			Other than 00	X.	<b>XXX</b>	$\Omega$	PD0 input/FTIOA0 input pin
							PD0 output pin

<sup>[</sup>Legend] X: Don't care.

# **9.9 Port E**

Port E is a general I/O port also functioning as timer RD\_1 I/O pins. Each pin of port E is shown in figure 9.9. The setting of the timer RD\_1 function has priority over those for other functions.



**Figure 9.9 Port E Pin Configuration** 

Port E has the following registers.

- Port control register E (PCRE)
- Port data register E (PDRE)

### **9.9.1 Port Control Register E (PCRE)**

PCRE selects inputs/outputs in bit units for pins to be used as general I/O ports of port E.



### **9.9.2 Port Data Register E (PDRE)**

PDRE is a general I/O port data register of port E.





Section 9 I/O Ports

### **9.9.3 Pin Functions**

The correspondence between the register specification and the port functions is shown below.

• PE7/FTIOD3 pin



# • PE6/FTIOC3 pin





## • PE5/FTIOB3 pin







## • PE4/FTIOA3 pin



• PE3/FTIOD2 pin



# • PE2/FTIOC2 pin





## • PE1/FTIOB2 pin





# • PE0/FTIOA2 pin





# **9.10 Port F**

Port F is a general input port also functioning as A/D converter analog input pins. Each pin of port F is shown in figure 9.10.





Port F has the following registers.

- Port data register F (PDRF)
- Port mode register F (PMRF)

#### **9.10.1 Port Data Register F (PDRF)**

PDRF is a general input port data register of port F.



### **9.10.2 Port Mode Register F (PMRF)**

PMRF switches functions of pins in port F.



#### **9.10.3 Pin Functions**

The correspondence between the register specification and the port functions is shown below.

• PF7/AN7 pin



• PF6/AN6 pin





• PF5/AN5 pin



[Legend] X: Don't care.

• PF4/AN4 pin



[Legend] X: Don't care.

• PF3/AN3 pin



[Legend] X: Don't care.

• PF2/AN2 pin



### • PF1/AN1 pin



[Legend] X: Don't care.

• PF0/AN0 pin



[Legend] X: Don't care.

# **9.11 Port G**

Port G is a general input port also functioning as A/D converter analog input pins, timer RC input pins, and timer RD input pins. Each pin of port G is shown in figure 9.11.



**Figure 9.11 Port G Pin Configuration** 



Port G has the following registers.

- Port control register G (PCRG)
- Port data register G (PDRG)
- Port mode register G (PMRG)

### **9.11.1 Port Control Register G (PCRG)**

PCRG selects inputs/outputs in bit units for pins to be used as general I/O ports of port G.



### **9.11.2 Port Data Register G (PDRG)**

PDRG is a general I/O port data register of port G.



## **9.11.3 Port Mode Register G (PMRG)**

PMRG switches functions of pins in port G.





### **9.11.4 Pin Functions**

The correspondence between the register specification and the port functions is shown below.

• PG7/AN15/TRDOI\_1 pin



[Legend] X: Don't care.

## • PG6/AN14/ $\overline{\text{TRDOI}}$  pin



# • PG5/AN13/TRCOI pin



# [Legend] X: Don't care.

### • PG4/AN12 pin



[Legend] X: Don't care.

### • PG3/AN11 pin





#### Section 9 I/O Ports

### • PG2/AN10 pin



[Legend] X: Don't care.

• PG1/AN9 pin



[Legend] X: Don't care.

### • PG0/AN8 pin



# **9.12 Port H**

Port H is a general I/O port also functioning as SCI3\_3 I/O pins, timer RC input pins, and A/D converter input pins. Each pin of port H is shown in figure 9.12. The settings for the SCI3\_3 and timer RC functions have priority over those for other functions.



### **Figure 9.12 Port H Pin Configuration**

Port H has the following registers.

- Port control register H (PCRH)
- Port data register H (PDRH)

### **9.12.1 Port Control Register H (PCRH)**

PCRH selects inputs/outputs in bit units for pins to be used as general I/O ports of port H.





#### **9.12.2 Port Data Register H (PDRH)**



PDRH is a general I/O port data register of port H.

### **9.12.3 Pin Functions**

The correspondence between the register specification and the port functions is shown below.

• PH7/FTIOD pin



RENESAS

## • PH6/FTIOC pin



[Legend] X: Don't care.

### • PH5/FTIOB pin



## • PH4/FTIOA/TRGC pin



[Legend] X: Don't care.

## • PH3/FTCI pin


#### • PH2/TXD\_3 pin



[Legend] X: Don't care.

• PH1/RXD\_3 pin



[Legend] X: Don't care.

# • PH0/SCK3\_3/ADTRG pin



[Legend] X: Don't care.



# **9.13 Port J**

Port J is a general I/O port also functioning as external oscillation pins and a clock output pin. Each pin of port J is shown in figure 9.13. The setting of CKCSR has priority over those for other functions.



**Figure 9.13 Port J Pin Configuration** 

Port J has the following registers.

- Port control register J (PCRJ)
- Port data register J (PDRJ)

#### **9.13.1 Port Control Register J (PCRJ)**

PCRJ selects inputs/outputs in bit units for pins to be used as general I/O ports of port J.



#### **9.13.2 Port Data Register J (PDRJ)**



PDRJ is a general I/O port data register of port J.

#### **9.13.3 Pin Functions**

The correspondence between the register specification and the port functions is shown below.

• PJ1/OSC2/CLKOUT pin



[Legend] X: Don't care.

• PJ0/OSC1 pin



[Legend] X: Don't care.





# Section 10 Realtime Clock (RTC)

The realtime clock (RTC) is a timer used to count time ranging from a second to a week. Figure 10.1 shows the block diagram of the RTC.

### **10.1 Features**

- Counts seconds, minutes, hours, and day-of-week
- Start/stop function
- Reset function
- Readable/writable counter of seconds, minutes, hours, and day-of-week with BCD codes
- Periodic (seconds, minutes, hours, days, and weeks) interrupts
- 8-bit free running counter
- Selection of clock source



**Figure 10.1 Block Diagram of RTC** 

# **10.2 Input/Output Pin**

Table 10.1 shows the RTC input/output pin.

#### **Table 10.1 Pin Configuration**



## **10.3 Register Descriptions**

The RTC has the following registers.

- Second data register/free running counter data register (RSECDR)
- Minute data register (RMINDR)
- Hour data register (RHRDR)
- Day-of-week data register (RWKDR)
- RTC control register 1 (RTCCR1)
- RTC control register 2 (RTCCR2)
- Clock source select register (RTCCSR)

## **10.3.1 Second Data Register/Free Running Counter Data Register (RSECDR)**

RSECDR counts the BCD-coded second value. The setting range is decimal 00 to 59. It is an 8-bit read register used as a counter, when it operates as a free running counter. For more information on reading seconds, minutes, hours, and day-of-week, see section 10.4.3, Data Reading Procedure.





#### **10.3.2 Minute Data Register (RMINDR)**

RMINDR counts the BCD-coded minute value on the carry generated once per minute by the RSECDR counting. The setting range is decimal 00 to 59.





#### **10.3.3 Hour Data Register (RHRDR)**

RHRDR counts the BCD-coded hour value on the carry generated once per hour by RMINDR. The setting range is either decimal 00 to 11 or 00 to 23 by the selection of the 12/24 bit in RTCCR1.



### **10.3.4 Day-of-Week Data Register (RWKDR)**

RWKDR counts the BCD-coded day-of-week value on the carry generated once per day by RHRDR. The setting range is decimal 0 to 6 using bits WK2 to WK0.





#### **10.3.5 RTC Control Register 1 (RTCCR1)**

RTCCR1 controls start/stop and reset of the clock timer. For the definition of time expression, see figure 10.2.





#### **Figure 10.2 Definition of Time Expression**

RENESAS

#### **10.3.6 RTC Control Register 2 (RTCCR2)**

RTCCR2 controls RTC periodic interrupts of weeks, days, hours, minutes, and seconds. Enabling interrupts of weeks, days, hours, minutes, and seconds sets the IRRTA flag to 1 in the interrupt flag register 1 (IRR1) when an interrupt occurs. It also controls an overflow interrupt of a free running counter when RTC operates as a free running counter.





#### **10.3.7 Clock Source Select Register (RTCCSR)**

RTCCSR selects clock source. A free running counter controls start/stop of counter operation by the RUN bit in RTCCR1. When a clock other than 32.768 kHz is selected, the RTC is disabled and operates as an 8-bit free running counter. When the RTC operates as an 8-bit free running counter, RSECDR enables counter values to be read. An interrupt can be generated by setting 1 to the FOIE bit in RTCCR2 and enabling an overflow interrupt of the free running counter. A clock in which the system clock is divided by 32, 16, 8, or 4 is output in active or sleep mode.



[Legend]

X: Don't care

# **10.4 Operation**

#### **10.4.1 Initial Settings of Registers after Power-On**

The RTC registers that store second, minute, hour, and day-of week data are not reset by a RES input. Therefore, all registers must be set to their initial values after power-on. Once the register settings are made, the RTC provides an accurate time as long as power is supplied regardless of a RES input.

#### **10.4.2 Initial Setting Procedure**

Figure 10.3 shows the procedure for the initial setting of the RTC. To set the RTC again, also follow this procedure.



**Figure 10.3 Initial Setting Procedure** 



#### **10.4.3 Data Reading Procedure**

When the seconds, minutes, hours, or day-of-week datum is updated while time data is being read, the data obtained may not be correct, and so the time data must be read again. Figure 10.4 shows an example in which correct data is not obtained. In this example, since only RSECDR is read after data update, about 1-minute inconsistency occurs.

To avoid reading in this timing, the following processing must be performed.

- 1. Check the setting of the BSY bit, and when the BSY bit changes from 1 to 0, read from the second, minute, hour, and day-of-week registers. When about 62.5 ms is passed after the BSY bit is set to 1, the registers are updated, and the BSY bit is cleared to 0.
- 2. Making use of interrupts, read from the second, minute, hour, and day-of week registers after the IRRTA flag in IRR1 is set to 1 and the BSY bit is confirmed to be 0.
- 3. Read from the second, minute, hour, and day-of week registers twice in a row, and if there is no change in the read data, the read data is used.



**Figure 10.4 Example: Reading of Inaccurate Time Data** 

# **10.5 Interrupt Sources**

There are five kinds of RTC interrupts: week interrupts, day interrupts, hour interrupts, minute interrupts, and second interrupts.

When using an interrupt, initiate the RTC last after other registers are set. Do not set multiple interrupt enable bits in RTCCR2 simultaneously to 1.

When an interrupt request of the RTC occurs, the IRRTA flag in IRR1 is set to 1. When clearing the flag, write 0.



#### **Table 10.2 Interrupt Sources**





# Section 11 Timer B1

Timer B1 is an 8-bit timer that increments each time a clock pulse is input. This timer has two operating modes, interval and auto reload. Figure 11.1 shows a block diagram of timer B1.

### **11.1 Features**

- Selection of seven internal clock sources  $(\phi/8192, \phi/2048, \phi/512, \phi/256, \phi/64, \phi/16, \text{ and } \phi/4)$  or an external clock (can be used to count external events).
- An interrupt is generated when the counter overflows.



**Figure 11.1 Block Diagram of Timer B1** 

## **11.2 Input/Output Pin**

Table 11.1 shows the timer B1 pin configuration.

#### **Table 11.1 Pin Configuration**





# **11.3 Register Descriptions**

The timer B1 has the following registers.

- Timer mode register B1 (TMB1)
- Timer counter B1 (TCB1)
- Timer load register B1 (TLB1)

#### **11.3.1 Timer Mode Register B1 (TMB1)**

TMB1 selects the auto-reload function and input clock.



#### **11.3.2 Timer Counter B1 (TCB1)**

TCB1 is an 8-bit read-only up-counter, which is incremented by internal clock input. The clock source for input to this counter is selected by bits TMB12 to TMB10 in TMB1. TCB1 values can be read by the CPU at any time. When TCB1 overflows from H'FF to H'00 or to the value set in TLB1, the IRRTB1 flag in IRR2 is set to 1. TCB1 is allocated to the same address as TLB1. TCB1 is initialized to H'00.

#### **11.3.3 Timer Load Register B1 (TLB1)**

TLB1 is an 8-bit write-only register for setting the reload value of TCB1. When a reload value is set in TLB1, the same value is loaded into TCB1 as well, and TCB1 starts counting up from that value. When TCB1 overflows during operation in auto-reload mode, the TLB1 value is loaded into TCB1. Accordingly, overflow periods can be set within the range of 1 to 256 input clocks. TLB1 is allocated to the same address as TCB1. TLB1 is initialized to H'00.

### **11.4 Operation**

#### **11.4.1 Interval Timer Operation**

When bit TMB17 in TMB1 is cleared to 0, timer B1 functions as an 8-bit interval timer. Upon reset, TCB1 is cleared to H'00 and bit TMB17 is cleared to 0, so up-counting and interval timing resume immediately. The operating clock of timer B1 is selected from seven internal clock signals output by prescaler S, or an external clock input at pin TMB1. The selection is made by bits TMB12 to TMB10 in TMB1.

After the count value in TMB1 reaches H'FF, the next clock signal input causes timer B1 to overflow, setting flag IRRTB1 in IRR2 to 1. If IENTB1 in IENR2 is 1, an interrupt is requested to the CPU.

At overflow, TCB1 returns to H'00 and starts counting up again. During interval timer operation  $(TMB17 = 0)$ , when a value is set in TLB1, the same value is set in TCB1.



#### **11.4.2 Auto-Reload Timer Operation**

Setting bit TMB17 in TMB1 to 1 causes timer B1 to function as an 8-bit auto-reload timer. When a reload value is set in TLB1, the same value is loaded into TCB1, becoming the value from which TCB1 starts its count. After the count value in TCB1 reaches H'FF, the next clock signal input causes timer B1 to overflow. The TLB1 value is then loaded into TCB1, and the count continues from that value. The overflow period can be set within a range from 1 to 256 input clocks, depending on the TLB1 value.

The clock sources and interrupts in auto-reload mode are the same as in interval mode. In autoreload mode (TMB17 = 1), when a new value is set in TLB1, the TLB1 value is also loaded into TCB1.

#### **11.4.3 Event Counter Operation**

Timer B1 can operate as an event counter in which TMIB1 is set to an event input pin. External event counting is selected by setting bits TMB12 to TMB10 in TMB1 to 1. TCB1 counts up at rising or falling edge of an external event signal input at pin TMB1.

When timer B1 is used to count external event input, bit IRQ1 in PMR1 should be set to 1 and IEN1 in IENR1 should be cleared to 0 to disable IRQ1 interrupt requests.

### **11.5 Timer B1 Operating Modes**

Table 11.2 shows the timer B1 operating modes.

**Table 11.2 Timer B1 Operating Modes** 

<b>Operating Mode</b>		Reset	Active	Sleep	<b>Subactive</b>	<b>Subsleep</b>	Standby
TCB1	Interval	Reset	<b>Functions</b>	<b>Functions</b>	Halted	Halted	Halted
	Auto-reload	Reset	<b>Functions</b>	<b>Functions</b>	Halted	Halted	Halted
TMB1		Reset	<b>Functions</b>	Retained	Retained	Retained	Retained

# Section 12 Timer V

Timer V is an 8-bit timer based on an 8-bit counter. Timer V counts external events. Comparematch signals with two registers can also be used to reset the counter, request an interrupt, or output a pulse signal with an arbitrary duty cycle. Counting can be initiated by a trigger input at the TRGV pin, enabling pulse output control to be synchronized to the trigger, with an arbitrary delay from the trigger input. Figure 12.1 shows a block diagram of timer V.

### **12.1 Features**

- Choice of seven clock signals is available. Choice of six internal clock sources ( $\phi/128$ ,  $\phi/64$ ,  $\phi/32$ ,  $\phi/16$ ,  $\phi/8$ ,  $\phi/4$ ) or an external clock.
- Counter can be cleared by compare match A or B, or by an external reset signal. If the count stop function is selected, the counter can be halted when cleared.
- Timer output is controlled by two independent compare match signals, enabling pulse output with an arbitrary duty cycle, PWM output, and other applications.
- Three interrupt sources: compare match A, compare match B, timer overflow
- Counting can be initiated by trigger input at the TRGV pin. The rising edge, falling edge, or both edges of the TRGV input can be selected.





**Figure 12.1 Block Diagram of Timer V** 

## **12.2 Input/Output Pins**

Table 12.1 shows the timer V pin configuration.

#### **Table 12.1 Pin Configuration**



# **12.3 Register Descriptions**

Time V has the following registers.

- Timer counter V (TCNTV)
- Timer constant register A (TCORA)
- Timer constant register B (TCORB)
- Timer control register V0 (TCRV0)
- Timer control/status register V (TCSRV)
- Timer control register V1 (TCRV1)

### **12.3.1 Timer Counter V (TCNTV)**

TCNTV is an 8-bit up-counter. The clock source is selected by bits CKS2 to CKS0 in timer control register V0 (TCRV0). The TCNTV value can be read and written by the CPU at any time. TCNTV can be cleared by an external reset input signal, or by compare match A or B. The clearing signal is selected by bits CCLR1 and CCLR0 in TCRV0.

When TCNTV overflows, OVF is set to 1 in timer control/status register V (TCSRV).

TCNTV is initialized to H'00.

### **12.3.2 Time Constant Registers A, B (TCORA, TCORB)**

TCORA and TCORB have the same function.

TCORA and TCORB are 8-bit readable/writable registers.

TCORA and TCNTV are compared at all times. When the TCORA and TCNTV contents match, CMFA is set to 1 in TCSRV. If CMIEA is also set to 1 in TCRV0, a CPU interrupt is requested. Note that they must not be compared during the T3 state of a TCORA write cycle.

Timer output from the TMOV pin can be controlled by the identifying signal (compare match A) and the settings of bits OS3 to OS0 in TCSRV.

TCORA and TCORB are initialized to H'FF.



#### **12.3.3 Timer Control Register V0 (TCRV0)**

TCRV0 selects the input clock signals of TCNTV, specifies the clearing conditions of TCNTV, and controls each interrupt request.





### **Table 12.2 Clock Signals to Input to TCNTV and Counting Conditions**

#### **12.3.4 Timer Control/Status Register V (TCSRV)**

TCSRV indicates the status flag and controls outputs by using a compare match.





Section 12 Timer V



OS3 and OS2 select the output level for compare match B. OS1 and OS0 select the output level for compare match A. The two output levels can be controlled independently. After a reset, the timer output is 0 until the first compare match.

#### **12.3.5 Timer Control Register V1 (TCRV1)**

TCRV1 selects the edge at the TRGV pin, enables TRGV input, and selects the clock input to TCNTV.





# **12.4 Operation**

#### **12.4.1 Timer V Operation**

- 1. According to table 12.2, six internal/external clock signals output by prescaler S can be selected as the timer V operating clock signals. When the operating clock signal is selected, TCNTV starts counting-up. Figure 12.2 shows the count timing with an internal clock signal selected, and figure 12.3 shows the count timing with both edges of an external clock signal selected.
- 2. When TCNTV overflows (changes from H'FF to H'00), the overflow flag (OVF) in TCRV0 will be set. The timing at this time is shown in figure 12.4. An interrupt request is sent to the CPU when OVIE in TCRV0 is 1.
- 3. TCNTV is constantly compared with TCORA and TCORB. Compare match flag A or B (CMFA or CMFB) is set to 1 when TCNTV matches TCORA or TCORB, respectively. The compare-match signal is generated in the last state in which the values match. Figure 12.5 shows the timing. An interrupt request is generated for the CPU when CMIEA or CMIEB in TCRV0 is 1.
- 4. When a compare match A or B is generated, the TMOV responds with the output value selected by bits OS3 to OS0 in TCSRV. Figure 12.6 shows the timing when the output is toggled by compare match A.
- 5. When CCLR1 or CCLR0 in TCRV0 is 01 or 10, TCNTV can be cleared by the corresponding compare match. Figure 12.7 shows the timing.
- 6. When CCLR1 or CCLR0 in TCRV0 is 11, TCNTV can be cleared by the rising edge of the input of TMRIV pin. A TMRIV input pulse-width of at least 1.5 system clocks is necessary. Figure 12.8 shows the timing.
- 7. When a counter-clearing source is generated with TRGE in TCRV1 set to 1, the counting-up is halted as soon as TCNTV is cleared. TCNTV resumes counting-up when the edge selected by TVEG1 or TVEG0 in TCRV1 is input from the TGRV pin.



**Figure 12.2 Increment Timing with Internal Clock** 



**Figure 12.3 Increment Timing with External Clock** 



**Figure 12.4 OVF Set Timing** 









**Figure 12.6 TMOV Output Timing** 



**Figure 12.7 Clear Timing by Compare Match** 







# **12.5 Timer V Application Examples**

#### **12.5.1 Pulse Output with Arbitrary Duty Cycle**

Figure 12.9 shows an example of output of pulses with an arbitrary duty cycle.

- 1. Set bits CCLR1 and CCLR0 in TCRV0 so that TCNTV will be cleared by compare match with TCORA.
- 2. Set bits OS3 to OS0 in TCSRV so that the output will go to 1 at compare match with TCORA and to 0 at compare match with TCORB.
- 3. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired clock source.
- 4. With these settings, a waveform is output without further software intervention, with a period determined by TCORA and a pulse width determined by TCORB.



**Figure 12.9 Pulse Output Example** 



#### **12.5.2 Pulse Output with Arbitrary Pulse Width and Delay from TRGV Input**

The trigger function can be used to output a pulse with an arbitrary pulse width at an arbitrary delay from the TRGV input, as shown in figure 12.10. To set up this output:

- 1. Set bits CCLR1 and CCLR0 in TCRV0 so that TCNTV will be cleared by compare match with TCORB.
- 2. Set bits OS3 to OS0 in TCSRV so that the output will go to 1 at compare match with TCORA and to 0 at compare match with TCORB.
- 3. Set bits TVEG1 and TVEG0 in TCRV1 and set TRGE to select the falling edge of the TRGV input.
- 4. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired clock source.
- 5. With these settings, a pulse waveform will be output without further software intervention, with a delay determined by TCORA from the TRGV input, and a pulse width determined by (TCORB – TCORA).



**Figure 12.10 Example of Pulse Output Synchronized to TRGV Input** 

RENESAS

# **12.6 Usage Notes**

The following types of contention or operation can occur in timer V operation.

- 1. Writing to registers is performed in the T3 state of a TCNTV write cycle. If a TCNTV clear signal is generated in the T3 state of a TCNTV write cycle, as shown in figure 12.11, clearing takes precedence and the write to the counter is not carried out. If counting-up is generated in the T3 state of a TCNTV write cycle, writing takes precedence.
- 2. If a compare match is generated in the T3 state of a TCORA or TCORB write cycle, the write to TCORA or TCORB takes precedence and the compare match signal is inhibited. Figure 12.12 shows the timing.
- 3. If compare matches A and B occur simultaneously, any conflict between the output selections for compare match A and compare match B is resolved by the following priority: toggle  $output > output 1 > output 0$ .
- 4. Depending on the timing, TCNTV may be incremented by a switch between different internal clock sources. When TCNTV is internally clocked, an increment pulse is generated from the falling edge of an internal clock signal, that is divided system clock (φ). Therefore, as shown in figure 12.3 the switch is from a high clock signal to a low clock signal, the switchover is seen as a falling edge, causing TCNTV to increment. TCNTV can also be incremented by a switch between internal and external clocks.



**Figure 12.11 Contention between TCNTV Write and Clear** 





**Figure 12.12 Contention between TCORA Write and Compare Match** 



**Figure 12.13 Internal Clock Switching and TCNTV Operation** 

RENESAS

# Section 13 Timer RC

Timer RC is a 16-bit timer having output compare and input capture functions. Timer RC can count external events and output pulses with a desired duty cycle using the compare match function between the timer counter and four general registers. Thus, it can be applied to various systems.

### **13.1 Features**

- Selection of seven counter clock sources Six internal clocks (φ, φ/2, φ/4, φ/8, φ/32, and φ40M which is a 40-MHz/32-MHz clock derived from the on-chip oscillator) and an external clock (for counting external events)
- Capability to process up to four pulse outputs or four pulse inputs
- Four general registers
	- Can be used as output compare or input capture registers independently
	- Can be used as buffer registers for the output compare or input capture registers
- Timer inputs and outputs
	- Timer mode

Waveform output by compare match (Selection of 0 output, 1 output, or toggle output) Input capture function (Rising edge, falling edge, or both edges)

Counter clearing function (Counters can be cleared by compare match)

PWM mode

Generates up to three-phase PWM output with desired duty cycles.

PWM2 mode

Generates pulses with a desired period and duty cycle.

- Any initial timer output value can be set
- Five interrupt sources

Four compare match/input capture interrupts and an overflow interrupt.



Table 13.1 summarizes the timer RC functions, and figure 13.1 shows a block diagram of timer RC.



#### **Table 13.1 Timer RC Functions**


**Figure 13.1 Timer RC Block Diagram**



# **13.2 Input/Output Pins**

Table 13.2 summarizes the timer RC pins.

### **Table 13.2 Pin Configuration**



# **13.3 Register Descriptions**

Timer RC has the following registers.

- Timer RC mode register (TRCMR)
- Timer RC control register 1 (TRCCR1)
- Timer RC control register 2 (TRCCR2)
- Timer RC interrupt enable register (TRCIER)
- Timer RC status register (TRCSR)
- Timer RC I/O control register 0 (TRCIOR0)
- Timer RC I/O control register 1 (TRCIOR1)
- Timer RC output enable register (TRCOER)
- Timer RC digital filtering function select register (TRCDF)
- Timer RC counter (TRCCNT)
- General Registers A to D (GRA to GRD)
- General register A (GRA)
- General register B (GRB)
- General register C (GRC)
- General register D (GRD)



#### **13.3.1 Timer RC Mode Register (TRCMR)**

TRCMR selects the general register functions and the timer output mode.







## **13.3.2 Timer RC Control Register 1 (TRCCR1)**

TRCCR1 specifies the source of the counter clock, clearing conditions, and initial output levels of TRCCNT.





[Legend]

X: Don't care.

Note: \* The change of the setting is immediately reflected in the output value.

#### **13.3.3 Timer RC Control Register 2 (TRCCR2)**

TRCCR2 specifies the edge of the TRGC signal and an input enable.



### **13.3.4 Timer RC Interrupt Enable Register (TRCIER)**

TRCIER controls the timer RC interrupt request.



#### **13.3.5 Timer RC Status Register (TRCSR)**

TRCSR shows the status of interrupt requests.







### **13.3.6 Timer RC I/O Control Register 0 (TRCIOR0)**

TRCIOR0 selects the functions of GRA and GRB, and specifies the functions of the FTIOA and FTIOB pins.







[Legend]

X: Don't care.

Note: When a GR register functions as a buffer register for a paired GR register, the settings in the IOA2 and IOB2 bits in TRCIOR0 and the IOC2 and IOD2 bits in TRCIOR1 of both registers should be the same.

### **13.3.7 Timer RC I/O Control Register 1 (TRCIOR1)**

TRCIOR1 selects the functions of GRC and GRD, and specifies the functions of the FTIOC and FTIOD pins.







[Legend]

X: Don't care.

Note: When a GR register functions as a buffer register for a paired GR register, the settings in the IOA2 and IOB2 bits in TRCIOR0 and the IOC2 and IOD2 bits in TRCIOR1 of both registers should be the same.



#### **13.3.8 Timer RC Output Enable Register (TRCOER)**

TRCOER enables or disables the timer outputs. When setting the PTO bit to 1 and driving the TRCOI signal low, the ED, EC, EB and EA bits are set to 1 and timer RC outputs are disabled.





### **13.3.9 Timer RC Digital Filtering Function Select Register (TRCDF)**

TRCDF enables or disables the digital filter for each of the FTIOA to FTIOD and TRGC pin. The setting in this register is valid on the corresponding pin when the FTIOA to FTIOA inputs are enabled by TRCIOR0 and TRCIOR1 and the TRGC input is selected by bits TCEG1 and TCEG0 in TRCCR2.



## **13.3.10 Timer RC Counter (TRCCNT)**

TRCCNT is a 16-bit readable/writable up-counter. The input clock is selected by bits CKS2 to CKS0 in TRCCR1. TRCCNT can be cleared to H'0000 through a compare match of GRA by setting the CCLR bit in TRCCR1 to 1. When TRCCNT overflows (changes from H'FFFF to H'0000), the OVF flag in TRCSR is set to 1. If the OVIE bit in TRCIER is set to 1 at this time, an interrupt request is generated. TRCCNT must always be read from or written to in units of 16 bits; 8-bit accesses are not allowed. TRCCNT is initialized to H'0000 by a reset.

## **13.3.11 General Registers A, B, C, and D (GRA, GRB, GRC, and GRD)**

Each general register is a 16-bit readable/writable register that can function as either an outputcompare register or an input-capture register. The function is selected by settings in TRCIOR0 and TRCIOR1.

When a general register is used as an input-compare register, its value is constantly compared with the TRCCNT value. When the two values match (a compare match), the corresponding flag (the IMFA, IMFB, IMFC, or IMFD bit) in TRCSR is set to 1. An interrupt request is generated at this time, when the IMIEA, IMIEB, IMIEC, or IMIED bit in TRCIER is set to 1. A compare match output can be selected in TRCIOR.

When a general register is used as an input-capture register, an external input-capture signal is detected and the current TRCCNT value is stored in the general register. The corresponding flag (the IMFA, IMFB, IMFC, or IMFD bit) in TRCSR is set to 1. If the corresponding interruptenable bit (the IMIEA, IMIEB, IMIEC, or IMIED bit) in TRIER is set to 1 at this time, an interrupt request is generated. The edge of the input-capture signal is selected in TRCIOR.

GRC and GRD can be used as buffer registers of GRA and GRB, respectively, by setting BUFEA and BUFEB in TRCMR.

For example, when GRA is set as an output-compare register and GRC is set as the buffer register for GRA, the value in the buffer register GRC is sent to GRA whenever compare match A is generated.

When GRA is set as an input-capture register and GRC is set as the buffer register for GRA, the value in TRCCNT is transferred to GRA and the value in the buffer register GRC is transferred to GRA whenever an input capture is generated.

GRA to GRD must be written or read in 16-bit units; 8-bit access is not allowed. GRA to GRD are initialized to H'FFFF by a reset.

## **13.4 Operation**

Timer RC has the following operating modes.

- Timer mode operation
	- Enables output compare and input capture functions by setting the IOA2 to IOA0 and IOB2 to IOB0 bits in TRCIOR0 and the IOC2 to IOC0 and IOD2 to IOD0 bits in TRCIOR1
- PWM mode operation
	- Enables PWM mode operation by setting the PWMD, PWMC, and PWMB bits in TRCMR
- PWM2 mode operation
	- Enables PWM2 mode operation by setting the PWM2 bit in TRMR

The FTIOA to FTIOD pins indicate the timer output mode by each register setting.

• FTIOA pin



[Legend]

X: Don't care.

#### • FTIOB pin

#### **Register Name TRCOER TRCMR TRCIOR0 Bit Name EB PWM2 PWMB IOB2 to IOB0 Function**  0 0 X XXX PWM2 mode waveform output 0 1 1 XXX PWM mode waveform output 0 1 0 001, 01X Timer mode waveform output (output compare function) 0 1 1 0 1XX Timer mode (input capture function) Setting values Other than above General I/O port

[Legend]

X: Don't care.

• FTIOC pin



[Legend]

X: Don't care.



## • FTIOD pin

**Register** 



[Legend]

X: Don't care.

### **13.4.1 Timer Mode Operation**

TRCCNT performs free-running or periodic counting operations. After a reset, TRCCNT is set as a free-running counter. When the CTS bit in TRCMR is set to 1, TRCCNT starts counting. When the TRCCNT value overflows from H'FFFF to H'0000, the OVF flag in TRCSR is set to 1. If the OVIE in TRCIER is set to 1, an interrupt request is generated. Figure 13.2 shows an example of free-running counting.



**Figure 13.2 Free-Running Counter Operation** 

Periodic counting operation can be performed when GRA is set as an output compare register and the CCLR bit in TRCCR1 is set to 1. When the counter value matches GRA, TRCCNT is cleared to H'0000, the IMFA flag in TRCSR is set to 1. If the corresponding IMIEA bit in TRCIER is set to 1, an interrupt request is generated. TRCCNT continues counting from H'0000. Figure 13.3 shows an example of periodic counting.



**Figure 13.3 Periodic Counter Operation** 

By setting a general register as an output compare register, the specified level of a signal can be output on the FTIOA, FTIOB, FTIOC, or FTIOD pin on compare match A, B, C, or D. The output level can be selected from 0, 1, or toggle. Figure 13.4 shows an example of TRCCNT functioning as a free-running counter. In this example, 1 is output on compare match A and 0 is output on compare match B. When the signal level is already at the selected output level, it is not changed on a compare match.



**Figure 13.4** 0 and 1 Output Example (TOA =  $0$ , TOB = 1)

Figure 13.5 shows an example of toggled output when TRCCNT functions as a free-running counter, and the toggled output is selected for both compare matches A and B.



**Figure 13.5 Toggle Output Example (TOA = 0, TOB = 1)** 

Figure 13.6 shows another example of toggled output when TRCCNT functions as a periodic counter on both compare matches A and B.



**Figure 13.6 Toggle Output Example (TOA = 0, TOB = 1)** 

The TRCCNT value can be captured into a general register (GRA, GRB, GRC, or GRD) when signal levels are changed on an input-capture pin (FTIOA, FTIOB, FTIOC, or FTIOD) by specifying the general register as an input capture register. The capture timing can be selected from the rising, falling, or both edges. By using the input-capture function, the width or cycle of a pulse can be measured. Figure 13.7 shows an example of an input capture when both edges of the FTIOA signal and the falling edge of the FTIOB signal are selected as capture timings. TRCCNT functions as a free-running counter.



**Figure 13.7 Input Capture Operating Example** 



Figure 13.8 shows an example of buffer operation when GRA is set as an input-capture register and GRC is set as the buffer register for GRA. TRCCNT functions as a free-running counter and is captured at both rising and falling edges of the FTIOA signal. Due to the buffer operation, the GRA value is transferred to GRC on an input-capture A and the TRCCNT value is stored in GRA.



**Figure 13.8 Buffer Operation Example (Input Capture)** 



### **13.4.2 PWM Mode Operation**

In PWM mode, PWM waveforms are generated by using GRA as the cycle register and GRB, GRC, and GRD as duty cycle registers. PWM waveforms are output from the FTIOB, FTIOC, and FTIOD pins. Up to three-phase PWM waveforms can be output. In PWM mode, a general register functions as an output compare register automatically. The output level of each pin depends on the corresponding timer output level set bit (TOB, TOC, or TOD) in TRCCR1. When the TOB bit is set to 1, the FTIOB output goes 1 on compare match A and 0 on compare match B. When the TOB bit is cleared to 0, the FTIOB output goes 0 on compare match A and 1 on compare match B. When an output pin is set to PWM mode, the settings in TRCIOR0 and TRCIOR1 are ignored. If the same value is set in the cycle register and duty cycle register, output levels are not changed when a compare match occurs.

Figure 13.9 shows an example of operation in PWM mode. The output signals go 1 (TOB = TOC = TOD = 1) and TRCCNT is cleared on compare match A, and the output signals go 0 on compare match B, C, and D .





Figure 13.10 shows another example of operation in PWM mode. The output signals go 0 (TOB =  $TOC = TOD = 0$ ) and TRCCNT is cleared on compare match A, and the output signals go 1 on compare match B, C, and D .







**Figure 13.10 PWM Mode Example (2)** 

Figure 13.11 shows an example of buffer operation when the FTIOB pin is set to PWM mode and GRD is set as the buffer register for GRB. TRCCNT is cleared on compare match A, and the FTIOB pin outputs 1 on compare match B and 0 on compare match A.

Due to the buffer operation, the FTIOB output levels are changed and the value of buffer register GRD is transferred to GRB whenever compare match B occurs. This procedure is repeated every time compare match B occurs.



**Figure 13.11 Buffer Operation Example (Output Compare)** 



Figures 13.12 and 13.13 show examples of the output of PWM waveforms with duty cycles of 0% and 100%.

**Figure 13.12 PWM Mode Example (TOB, TOC, and TOD = 0: Initial Output Set to 0)** 





**Figure 13.13 PWM Mode Example (TOB, TOC, and TOD = 1: Initial Output Set to 1)** 

RENESAS

### **13.4.3 PWM2 Mode Operation**

In PWM2 mode, waveforms are output on the FTIOB pin when a compare match occurs on GRB or GRC. GRD functions as a buffer register for GRB by setting the BUFEB bit in TRCMR to 1. The output level of the FTIOB signal is specified by the TOB bit in TRCCR1. When  $TOB = 0, 1$ is output on a compare match of GRC and 0 is output on a compare match of GRB. When TOB = 1, 0 is output on a compare match of GRC and 1 is output on a compare match of GRB.

Table 13.3 shows the correspondence between the pin configuration and GR registers and figure 13.14 is a block diagram of PWM2 mode.

Figures 13.15 and 13.16 show the GRD and GRB buffer operating timing in PWM2 mode.

In PWM2 mode, the value of GRD is transferred to GRB on a compare match of GRA and the counter is cleared. Note, however, that the counter is only cleared when the CCLR bit in TRCCR1 is set to 1. Moreover, when the trigger input is enabled by the TCEG1 and TCEG0 bits in TRCCR2, the value of GRD is transferred to GRB by the trigger signal and the counter is cleared. The input/output pins of timers which do not operate in PWM2 mode are only used as general I/O ports.

<b>Pin Name</b>	Input/Output	<b>Compare Match Register</b>	<b>Buffer Register</b>
<b>FTIOA</b>	I/O	Port/TRGC	Port/TRGC
<b>FTIOB</b>	Output	GRB	GRD
		<b>GRC</b>	
<b>FTIOC</b>	I/O	Port	Port
<b>FTIOD</b>	I/O	Port	Port

**Table 13.3 Pin Configuration in PWM2 Mode and GR Registers** 





**Figure 13.14 Block Diagram in PWM2 Mode** 



**Figure 13.15 GRD and GRB Buffer Operating Timing in PWM2 Mode (1)** 



#### **Figure 13.16 GRD and GRB Buffer Operating Timing in PWM2 Mode (2)**

In PWM2 mode, a pulse with a specified pulse width can be output on the FTIOB pin when a specified delay time has elapsed since the TRGC signal was asserted. An assertion of the TRGC signal starts counting up. Arbitrary values can be specified for the pulse width and delay time.

Figures 13.17 and 13.18 show these examples in PWM2 mode. In these examples, the falling edge of the TRGC input is selected by TRCCR2 (setting the TCEG1 bit to 1 and clearing the TCEG0 bit to 0), TRCCNT continues counting-up on compare match A of GRA (clearing the CSTP bit in TRCCR2 to 0), and GRD is set as the buffer register (setting the BUFEB bit in TRCMR to 1). The initial value of the output signal is set to either 0 or 1 by TRCCR1 (clearing the TOB bit to 0 or setting the TOB bit to 1), TRCCNT is cleared on compare match A (setting the CCLR bit in TRCCR1 to 1), and the waveform is output from the FTIOB pin (clearing the PWM2 bit in TRCMR to 0).

When the TOB bit in TRCCR1 is cleared to 0 with the PWM2 mode function, the input edge is ignored while the FTIOB pin is driven high. Whereas, when the TOB bit is set to 1, the input edge is ignored while the FTIOB pin is driven low. The transfer from GRD to GRB is carried out on a compare match of GRA and the TRGC input. However, if the TRGC input is canceled due to the change of the FTIOB level, the transfer from GRD to GRB is not carried out.





**Figure 13.17 Example (1) of TRGC Synchronous Operation in PWM2 Mode** 



**Figure 13.18 Example (2) of TRGC Synchronous Operation in PWM2 Mode** 

The following is an example of stopping operation of the counter in PWM2 mode. When the CSTP bit in TRCCR2 is set to 1 and the CCLR bit in TRCCR1 is set to 1, TRCCNT is cleared to H'0000 on a compare match of GRA and stops counting. Moreover, TRCCNT is forcibly stopped counting and cleared to the initial value when the CTS bit in TRCMR is cleared to 0. Figure 13.19 shows such an example when the TOB bit in TRCCR1 is cleared to 0 and set to 1.



**Figure 13.19 Example of Stopping Operation of the Counter in PWM2 Mode** 

The following is an example of output operation of the one-shot pulse waveform in PWM2 mode. When the TRGC input is disabled by TRCCR2 (clearing the TCEG1 and TCEG0 bits to 0), TRCCNT is set to counting-up on compare match A of GRA (setting the CSTP bit in TRCCR2 to 1), TRCCNT is cleared on compare match A (setting the CCLR bit in TRCCR1 to 1), and the initial value of the output signal is set to 0 by TRCCR1 (clearing the TOB bit to 0), TRCCNT starts counting when the CTS bit in TRCMR is set to 1. Then, TRCCNT is cleared to H'0000 on a compare match of GRA and stops counting, and the one-shot pulse waveform is output. Figure 13.20 shows such an example.



**Figure 13.20 Example (1) of Output Operation of One-Shot Pulse Waveform in PWM2 Mode** 



The following is an example of operation when TRCCNT starts counting by the TRGC input and the one-shot pulse waveform is output in PWM2 mode. When the falling edge of the TRGC input is selected by TRCCR2 (setting the TCEG1 bit to 1 and clearing the TCEG0 bit to 0), TRCCNT is set to counting-up on compare match A of GRA (setting the CSTP bit in TRCCR2 to 1), TRCCNT is cleared on compare match A (setting the CCLR bit in TRCCR1 to 1), and the initial value of the output signal is set to 0 by TRCCR1 (clearing the TOB bit to 0), TRCCNT starts counting at the falling edge of FTIOA/TRGC after the CTS bit in TRCMR has been set to 1. Then, TRCCNT is cleared to H'0000 on a compare match of GRA and stops counting, and the one-shot pulse waveform is output. Figure 13.21 shows such an example.



**Figure 13.21 Example (2) of Output Operation of One-Shot Pulse Waveform in PWM2 Mode** 



### **13.4.4 Digital Filtering Function for Input Capture Inputs**

Input signals on the FTIOA to FIOD and TRGC pin can be input via the digital filters. The digital filter includes three latches connected in series and a matching detecting circuit. The latches operate on the sampling clock specified by bits DFCK1 and DFCK0 in TRCDF and stores an input signal on the FTIOA to FTIOD pins or TRGC pin. When outputs of the three latches match, the matching detecting circuit outputs the signal level of the input. Otherwise, the output remains unchanged. That is, when a pulse width is equal to or greater than three sampling clock cycles, the pulse is input as a signal. When a pulse width is less than three sampling clock cycles, the pulse is considered as a noise to be removed.



**Figure 13.22 Block Diagram of Digital Filter** 

# **13.5 Operation Timing**

## **13.5.1 TRCCNT Counting Timing**

Figure 13.23 shows the TRCCNT count timing when the internal clock source is selected. Figure 13.24 shows the timing when the external clock source is selected.



**Figure 13.23 Count Timing for Internal Clock Source** 



**Figure 13.24 Count Timing for External Clock Source**
### **13.5.2 Output Compare Output Timing**

The compare match signal is generated in the last state in which TRCCNT and GR match (when TRCCNT changes from the matching value to the next value). When the compare match signal is generated, the output value selected in TRCIOR is output on the compare match output pin (FTIOA, FTIOB, FTIOC, or FTIOD).

When TRCCNT matches GR, the compare match signal is generated only after the next counter clock pulse is input.

Figure 13.25 shows the output compare timing.



**Figure 13.25 Output Compare Output Timing** 



### **13.5.3 Input Capture Timing**

Input capture on the rising edge, falling edge, or both edges can be selected through settings in TRCIOR0 and TRCIOR1. Figure 13.26 shows the timing when the falling edge is selected.



**Figure 13.26 Input Capture Input Signal Timing** 

#### **13.5.4 Timing of Counter Clearing by Compare Match**

Figure 13.27 shows the timing when the counter is cleared by compare match A. When the GRA value is N, the counter counts from 0 to N, and its cycle is  $N + 1$ .



**Figure 13.27 Timing of Counter Clearing by Compare Match** 

### **13.5.5 Buffer Operation Timing**





**Figure 13.28 Buffer Operation Timing (Compare Match)** 



**Figure 13.29 Buffer Operation Timing (Input Capture)** 



### **13.5.6 Timing of IMFA to IMFD Flag Setting at Compare Match**

If a general register (GRA, GRB, GRC, or GRD) is used as an output compare register, the corresponding IMFA, IMFB, IMFC, or IMFD flag is set to 1 when TRCCNT matches the general register.

The compare match signal is generated in the last state in which the values match (when TRCCNT is updated from the matching count to the next count). Therefore, when TRCCNT matches a general register, the compare match signal is generated only after the next TRCCNT clock pulse is input.

Figure 13.30 shows the timing of the IMFA to IMFD flag setting at compare match.



#### **Figure 13.30 Timing of IMFA to IMFD Flag Setting at Compare Match**

### **13.5.7 Timing of IMFA to IMFD Setting at Input Capture**

If a general register (GRA, GRB, GRC, or GRD) is used as an input capture register, the corresponding IMFA, IMFB, IMFC, or IMFD flag is set to 1 when an input capture occurs. Figure 13.31 shows the timing of the IMFA to IMFD flag setting at input capture.



**Figure 13.31 Timing of IMFA to IMFD Flag Setting at Input Capture** 



### **13.5.8 Timing of Status Flag Clearing**

When the CPU reads a status flag while it is set to 1, then writes 0 in the status flag, the status flag is cleared. Figure 13.32 shows the status flag clearing timing.



**Figure 13.32 Timing of Status Flag Clearing by CPU** 



# **13.6 Usage Notes**

The following types of contention or operation can occur in timer RC operation.

- 1. The pulse width of the input clock signal and the input capture signal must be at least three system clock ( $\phi$ ) cycles when the CKS2 to CKS0 bits in TRCCR1 = B'0XX or B'10X, and at least three on-chip oscillator clock (φ40M) cycles for B'110; shorter pulses will not be detected correctly.
- 2. Writing to registers is performed in the T4 state of a TRCCNT write cycle.

If counter clear signal occurs in the T4 state of a TRCCNT write cycle, clearing of the counter takes priority and the write is not performed, as shown in figure 13.33. If counting-up is generated in the TRCCNT write cycle to contend with the TRCCNT counting-up, writing takes precedence.

- 3. TRCCNT may erroneously count up when switching internal clocks. TRCCNT counts the rising edge of the divided system clock  $(\phi)$  when the internal clock is selected. If clocks are switched as shown in figure 13.34, the change from the low level of the previous clock to the high level of the new clock is considered as the rising edge. In this case, TRCCNT counts up erroneously.
- 4. If timer RC enters the module standby mode while an interrupt is being requested, the interrupt request cannot be cleared. Before entering the module standby mode, disable interrupt requests.



**Figure 13.33 Contention between TRCCNT Write and Clear** 





**Figure 13.34 Internal Clock Switching and TRCCNT Operation** 

5. The TOA to TOD bits in TRCCR1 decide the value of the FTIO pin, which is output until the first compare match occurs. Once a compare match occurs and this compare match changes the values of FTIOA to FTIOD output, the values of the FTIOA to FTIOD pin output and the values read from the TOA to TOD bits may differ. Moreover, when the writing to TRCCR1 and the generation of the compare match A to D occur at the same timing, the writing to TRCCR1 has the priority. Thus, output change due to the compare match is not reflected to the FTIOA to FTIOD pins. Therefore, when bit manipulation instruction is used to write to TRCCR1, the values of the FTIOA to FTIOD pin output may result in an unexpected result. When TRCCR1 is to be written to while compare match is operating, stop the counter once before accessing to TRCCR1, read the port 8 state to reflect the values of FTIOA to FTIOD output, to TOA to TOD, and then restart the counter. Figure 13.35 shows an example when the compare match and the bit manipulation instruction to TRCCR1 occur at the same timing.





**Figure 13.35 When Compare Match and Bit Manipulation Instruction to TRCCR1 Occur at the Same Timing** 





# Section 14 Timer RD

This LSI has two units of 16-bit timers (timer RD\_0 and timer RD\_1), each of which has two channels. Table 14.1 lists the timer RD functions, table 14.2 lists the channel configuration of timer RD, and figure 14.1 is a block diagram of the entire timer RD. Block diagrams of channels 1 and 2 are shown in figures 14.2 and 14.3.

Timer RD  $\,$  1 has the same functions as timer RD  $\,$  0. Therefore, the unit number ( $\,$  0 or  $\,$  1) is not explicitly mentioned in this section unless otherwise noted.

## **14.1 Features**

- Capability to process up to eight inputs/outputs 0
- Eight general registers (GR): four registers for each channel Independently assignable output compare or input capture functions
- Selection of seven counter clock sources: six internal clocks  $(\phi, \phi/2, \phi/4, \phi/8, \phi/32, \text{ and } \phi/40\text{M})$ which is a 40-MHz/32-MHz clock derived from the on-chip oscillator) and an external clock
- Seven selectable operating modes
	- Timer mode

Output compare function (Selection of 0 output, 1 output, or toggle output)

Input capture function (Rising edge, falling edge, or both edges)

Synchronous operation

Timer counters 0 and  $\overline{1}$  (TRDCNT 0 and TRDCNT 1) can be written simultaneously.

Simultaneous clearing by compare match or input capture is possible.

PWM mode

Up to six-phase PWM output can be provided with desired duty ratio.

PWM3 mode

One-phase PWM output for non-overlapped normal and counter phases

Reset synchronous PWM mode

Three-phase PWM output for normal and counter phases

Complementary PWM mode

Three-phase PWM output for non-overlapped normal and counter phases

The A/D conversion start trigger can be set for PWM cycles.

Buffer operation

The input capture register can be consisted of double buffers.

The output compare register can automatically be modified.



- High-speed access by the internal 16-bit bus
	- 16-bit TRDCNT and GR registers can be accessed in high speed by a 16-bit bus interface
- Any initial timer output value can be set
- Output of the timer is disabled by external trigger
- Eleven interrupt sources
	- Four compare match/input capture interrupts and an overflow interrupt are available for each channel. An underflow interrupt can be set for channel 1.





# **Table 14.1 Timer RD Functions**





### **Table 14.2 Channel Configuration of Timer RD**



**Figure 14.1 Timer RD Block Diagram** 





**Figure 14.2 Timer RD (Channel 0) Block Diagram** 



**Figure 14.3 Timer RD (Channel 1) Block Diagram** 



# **14.2 Input/Output Pins**

Table 14.3 summarizes the timer RD pins.

### **Table 14.3 Pin Configuration**



# **14.3 Register Descriptions**

Timer RD has the following registers.

Common

- Timer RD start register (TRDSTR)
- Timer RD mode register (TRDMDR)
- Timer RD PWM mode register (TRDPMR)
- Timer RD function control register (TRDFCR)
- Timer RD output master enable register 1 (TRDOER1)
- Timer RD output master enable register 2 (TRDOER2)
- Timer RD output control register (TRDOCR)

Channel 0

- Timer RD control register\_0 (TRDCR\_0)
- Timer RD I/O control register A\_0 (TRDIORA\_0)
- Timer RD I/O control register C\_0 (TRDIORC\_0)
- Timer RD status register\_0 (TRDSR\_0)
- Timer RD interrupt enable register\_0 (TRDIER\_0)
- PWM mode output level control register\_0 (POCR\_0)
- Timer RD digital filtering function select register\_0 (TRDDF\_0)
- Timer RD counter  $0$  (TRDCNT  $\overline{0}$ )
- General register A<sub>\_0</sub> (GRA<sub>\_0</sub>)
- General register B<sub>0</sub> (GRB<sub>0</sub>)
- General register  $C_0$  (GRC $_0$ )
- General register  $D_0$  (GRD<sub>0</sub>)

# Channel 1

- Timer RD control register\_1 (TRDCR\_1)
- Timer RD I/O control register A\_1 (TRDIORA\_1)
- Timer RD I/O control register C\_1 (TRDIORC\_1)
- Timer RD status register\_1 (TRDSR\_1)
- Timer RD interrupt enable register\_1 (TRDIER\_1)
- PWM mode output level control register\_1 (POCR\_1)
- Timer RD digital filtering function select register\_1 (TRDDF\_1)



- Timer RD counter\_1 (TRDCNT\_1)
- General register A<sub>1</sub> (GRA<sub>1</sub>)
- General register B<sub>1</sub> (GRB<sub>1</sub>)
- General register  $C_1$  (GRC $_1$ )
- General register  $D_1$  (GRD<sub>1</sub>)

### **14.3.1 Timer RD Start Register (TRDSTR)**

TRDSTR selects the operation/stop for the TRDCNT counter. Use a MOV instruction to modify this register.







Figures 14.4 and 14.5 show examples of stopping operation of the counter in PWM3 mode, when the CCLR2 to CCLR0 bits in TRDCR are set to clear TRDCNT\_0 on GRA\_0 compare match. For details on PWM3 mode, refer to section 14.4.8, PWM3 Mode Operation.



**Figure 14.4 Example (1) of Stopping Operation of the Counter (in PWM3 Mode)** 



**Figure 14.5 Example (2) of Stopping Operation of the Counter (in PWM3 Mode)** 

RENESAS

Figure 14.6 shows an example of starting and stopping operations of counters in PWM3 mode, when TRDCNT<sub>-0</sub> is set to be cleared and stopped on GRA<sub>-0</sub> compare match (CCLR2 to CCLR0  $= 001$ , CSTPNT0 = 0) and TRDCNT<sub>1</sub> is used as a free-running counter. When TRDCNT<sub>1</sub> starts counting by setting the STR1 bit to 1 after TRDCNT\_0 has started counting by setting the STR0 bit to 1, set 0 in the STR0 bit and 1 in the STR1 bit by using a MOV instruction. If the bit manipulation instruction is used to set 1 in the STR1 bit, there is a possibility that the STR0 bit is set to 1 after the counting has stopped on GRA\_0 compare match, and that TRDCNT\_0 starts counting again.



**Figure 14.6 Example of Starting and Stopping Operations of Counters (in PWM3 Mode)** 



### **14.3.2 Timer RD Mode Register (TRDMDR)**

TRDMDR selects buffer operation settings and synchronized operation.



### **14.3.3 Timer RD PWM Mode Register (TRDPMR)**

TRDPMR sets the pin to enter PWM mode.





### **14.3.4 Timer RD Function Control Register (TRDFCR)**

TFCR selects the settings and output levels for each operating mode.











### **14.3.5 Timer RD Output Master Enable Register 1 (TRDOER1)**

TRDOER1 enables/disables the outputs for channel 0 and channel 1. When TRDOI is selected for inputs, if a low level signal is input to TRDOI, the bits in TRDOER1 are set to 1 to disable the output for timer RD.







### **14.3.6 Timer RD Output Master Enable Register 2 (TRDOER2)**



TRDOER2 selects the output disabled mode for channels 0 and 1.

#### **14.3.7 Timer RD Output Control Register (TRDOCR)**

TRDOCR selects the initial outputs before the first occurrence of a compare match. Note that bits OLS1 and OLS0 in TRDFCR set these initial outputs in reset synchronous PWM mode and complementary PWM mode.

In PWM3 mode, TRDOCR selects the output level on the FTIOB0 pin.





Note: \* The change of the setting is immediately reflected in the output value.



### **14.3.8 Timer RD Counter (TRDCNT)**

Timer RD has two TRDCNT counters (TRDCNT\_0 and TRDCNT\_1), one for each channel. The TRDCNT counters are 16-bit readable/writable registers that increment/decrement according to input clocks. Input clocks can be selected by bits TPSC2 to TPSC0 in TRDCR. TRDCNT\_0 and TRDCNT\_1 increment/decrement in complementary PWM mode, while they only increment in other modes.

The TRDCNT counters are initialized to H'0000 by compare matches with corresponding GRA, GRB, GRC, or GRD, or input captures to GRA, GRB, GRC, or GRD (counter clearing function). When the TRDCNT counters overflow, an OVF flag in TRDSR for the corresponding channel is set to 1. When TRDCNT\_1 underflows, an UDF flag in TRDSR is set to 1. The TRDCNT counters cannot be accessed in 8-bit units; they must always be accessed as a 16-bit unit. TRDCNT is initialized to H'0000 by a reset.

### **14.3.9 General Registers A, B, C, and D (GRA, GRB, GRC, and GRD)**

GR are 16-bit registers. Timer RD has eight general registers (GR), four for each channel. The GR registers are dual function 16-bit readable/writable registers, functioning as either output compare or input capture registers. Functions can be switched by TRDIORA and TRDIORC.

The values in GR and TRDCNT are constantly compared with each other when the GR registers are used as output compare registers. When the both values match, the IMFA to IMFD flags in TSR are set to 1. Compare match outputs can be selected by TRDIORA and TRDIORC.

When the GR registers are used as input capture registers, the TRDCNT value is stored after detecting external signals. At this point, IMFA to IMFD flags in the corresponding TRDSR are set to 1. Detection edges for input capture signals can be selected by TRDIORA and TRDIORC.

When PWM mode, complementary PWM mode, or reset synchronous PWM mode is selected, the values in TRDIORA and TRDIORC are ignored. Upon reset, the GR registers are set as output compare registers (no output) and initialized to H'FFFF. The GR registers cannot be accessed in 8 bit units; they must always be accessed as a 16-bit unit.



#### **14.3.10 Timer RD Control Register (TRDCR)**

TRDCR selects a TRDCNT counter clock, an edge when an external clock is selected, and counter clearing sources. Timer RD has a total of two TRDCR registers, one for each channel.







[Legend] X: Don't care

Notes: 1. When GR functions as an output compare register, TRDCNT is cleared by compare match. When GR functions as input capture, TRDCNT is cleared by input capture.

2. Synchronous operation is set by TRDMDR.

### **14.3.11 Timer RD I/O Control Registers (TRDIORA and TRDIORC)**

TRDIOR control the general registers (GR). Timer RD has four TRDIOR registers (TRDIORA\_0, TRDIORA\_1, TRDIORC\_0, and TRDIORC\_1), two for each channel. In PWM mode, PWM3 mode, complementary PWM mode, and reset synchronous PWM mode, the settings of TRDIOR are invalid.

• TRDIORA

TRDIORA selects whether GRA or GRB is used as an output compare register or an input capture register. When an output compare register is selected, the output setting is selected. When an input capture register is selected, an input edge of an input capture signal is selected. TRDIORA also selects the function of FTIOA or FTIOB pin.







[Legend]

X: Don't care.

Note: When a GR register functions as a buffer register for a paired GR register, the settings in the IOA2 and IOB2 bits in TRDIORA and the IOC2 and IOD2 bits in TRDIORC of both registers should be the same.
#### • TRDIORC

TRDIORC selects whether GRC or GRD is used as an output compare register or an input capture register. When an output compare register is selected, the output setting is selected. When an input capture register is selected, an input edge of an input capture signal is selected. TRDIORC also selects the function of the FTIOA to FTIOD pins.







[Legend]

X: Don't care.

Note: When a GR register functions as a buffer register for a paired GR register, the settings in the IOA2 and IOB2 bits in TRDIORA and the IOC2 and IOD2 bits in TRDIORC of both registers should be the same.

# **14.3.12 Timer RD Status Register (TRDSR)**

**Initial** 

TRDSR indicates generation of an overflow/underflow of TRDCNT and a compare match/input capture of GRA, GRB, GRC, and GRD. These flags are interrupt sources. If an interrupt is enabled by a corresponding bit in TRDIER, TRDSR requests an interrupt for the CPU. Timer RD has two TRDSR registers, one for each channel.







RENESAS





#### **14.3.13 Timer RD Interrupt Enable Register (TRDIER)**

TRDIER enables or disables interrupt requests for overflow or GR compare match/input capture. Timer RD has two TRDIER registers, one for each channel.



## **14.3.14 PWM Mode Output Level Control Register (POCR)**

POCR control the active level in PWM mode. Timer RD has two POCR registers, one for each channel.





# **14.3.15 Timer RD Digital Filtering Function Select Register (TRDDF)**

TRDDF enables or disables the digital filter for each of the FTIOA to FTIOD pins. The setting in this register is valid on the corresponding pin when the FTIOA to FTIOD inputs are enabled by TRDIORA and TRDIORC.



Timer RD has two TRDDF registers, one for each channel.

**Initial** 

### **14.3.16 Interface with CPU**

#### **(1) 16-Bit Register**

TRDCNT and GR are 16-bit registers. Reading/writing in a 16-bit unit is enabled but disabled in an 8-bit unit since the data bus with the CPU is 16-bit width. These registers must always be accessed in a 16-bit unit. Figure 14.8 shows an example of accessing the 16-bit registers.





#### **(2) 8-Bit Register**

Registers other than TRDCNT and GR are 8-bit registers that are connected internally with the CPU in an 8-bit width. Figure 14.9 shows an example of accessing the 8-bit registers.



**Figure 14.9 Accessing Operation of 8-Bit Register (between CPU and TRDSTR (8 bits))** 



# **14.4 Operation**

Timer RD has the following operating modes.

- Timer mode operation
	- Enables output compare and input capture functions by setting the IOA2 to IOA0 and IOB2 to IOB0 bits in TRDIORA and the IOC3 to IOC0 and IOD3 to IOD0 bits in TRDIORC
- PWM mode operation
	- Enables PWM mode operation by setting TRDPMR
- PWM3 mode operation
	- Enables PWM3 mode operation by setting the PWM3 bit in TRDFCR
- Reset synchronous PWM mode operation
	- Enables reset synchronous PWM mode operation by setting the CMD1 and CMD0 bits in **TRDFCR**
- Complementary PWM mode operation
	- Enables complementary PWM mode operation by setting the CMD1 and CMD0 bits in **TRDFCR**

The FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pins indicate the timer operation mode by each register setting.

• FTIOA0 pin



**Register** 

[Legend]

• FTIOB0 pin

# **Register**



[Legend]



# • FTIOC0 pin

# **Register**



[Legend]

# • FTIOD0 pin





[Legend]<br>X: Do

Don't care.

• FTIOA1 pin



[Legend]

# • FTIOB1 pin

## **Register**



# [Legend]

X: Don't care.

# • FTIOC1 pin

#### **Register**



# [Legend]

### • FTIOD1 pin



[Legend]



# **14.4.1 Counter Operation**

When one of bits STR0 and STR1 in TRDSTR is set to 1, the TRDCNT counter for the corresponding channel begins counting. TRDCNT can operate as a free-running counter, periodic counter, for example. Figure 14.10 shows an example of the counter operation setting procedure.





#### **(1) Free-Running Count Operation and Periodic Count Operation**

Immediately after a reset, the TRDCNT counters for channels 0 and 1 are all designated as freerunning counters. When the relevant bit in TRDSTR is set to 1, the corresponding TRDCNT counter starts an increment operation as a free-running counter. When TRDCNT overflows, the OVF flag in TRDSR is set to 1. If the value of the OVIE bit in the corresponding TRDIER is 1 at this point, timer RD requests an interrupt. After overflow, TRDCNT starts an increment operation again from H'0000.

Figure 14.11 illustrates free-running counter operation.



**Figure 14.11 Free-Running Counter Operation** 

When compare match is selected as the TRDCNT clearing source, the TRDCNT counter for the relevant channel performs periodic count operation. The GR registers for setting the period are designated as output compare registers, and counter clearing by compare match is selected by means of bits CCLR1 and CCLR0 in TRDCR. After the settings have been made, TRDCNT starts an increment operation as a periodic counter when the corresponding bit in TRDSTR is set to 1. When the count value matches the value in GR, the IMFA, IMFB, IMFC, or IMFD flag in TRDSR is set to 1 and TRDCNT is cleared to H'0000.

If the value of the corresponding IMIEA, IMIEB, IMIEC, or IMIED bit in TRDIER is 1 at this point, timer RD requests an interrupt. After a compare match, TRDCNT starts an increment operation again from H'0000.









**Figure 14.12 Periodic Counter Operation** 

#### **(2) TRDCNT Count Timing**

Internal clock operation

A system clock (φ), four types of clocks ( $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ , or  $\phi/32$ ) that are generated by dividing the system clock, or on-chip oscillator clock (φ40M) can be selected by bits TPSC2 to TPSC0 in TRDCR.

Figure 14.13 illustrates this timing.



**Figure 14.13 Count Timing at Internal Clock Operation** 

RENESAS

**External clock operation** 

An external clock input pin (TCLK) can be selected by bits TPSC2 to TPSC0 in TRDCR, and a detection edge can be selected by bits CKEG1 and CKEG0. To detect an external clock, the rising edge, falling edge, or both edges can be selected.

Figure 14.14 illustrates the detection timing of the rising and falling edges.



**Figure 14.14 Count Timing at External Clock Operation (Both Edges Detected)** 

#### **14.4.2 Waveform Output by Compare Match**

Timer RD can perform 0, 1, or toggle output from the corresponding FTIOA, FTIOB, FTIOC, or FTIOD output pin using compare match A, B, C, or D.

Figure 14.15 shows an example of the setting procedure for waveform output by compare match.



**Figure 14.15 Example of Setting Procedure for Waveform Output by Compare Match** 



### **(1) Examples of Waveform Output Operation**

Figure 14.16 shows an example of 0 output/1 output.

In this example, TRDCNT has been designated as a free-running counter, and settings have been made such that 0 is output by compare match A, and 1 is output by compare match B. When the set level and the pin level coincide, the pin level does not change.



**Figure 14.16 Example of 0 Output/1 Output Operation** 

Figure 14.17 shows an example of toggle output.

In this example, TRDCNT has been designated as a periodic counter (with counter clearing on compare match B), and settings have been made such that the output is toggled by both compare match A and compare match B.





**Figure 14.17 Example of Toggle Output Operation** 

#### **(2) Output Compare Timing**

The compare match signal is generated in the last state in which TRDCNT and GR match (when TRDCNT changes from the matching value to the next value). When the compare match signal is generated, the output value selected in TRDIOR is output at the compare match output pin (FTIOA, FTIOB, FTIOC, or FTIOD). When TRDCNT matches GR, the compare match signal is generated only after the next TRDCNT input clock pulse is input.

Figure 14.18 shows an example of the output compare timing.





# **14.4.3 Input Capture Function**

The TRDCNT value can be transferred to GR on detection of the input edge of the input capture/output compare pin (FTIOA, FTIOB, FTIOC, or FTIOD). Rising edge, falling edge, or both edges can be selected as the detected edge. When the input capture function is used, the pulse width or period can be measured.

Figure 14.19 shows an example of the input capture operation setting procedure.



**Figure 14.19 Example of Input Capture Operation Setting Procedure** 



#### **(1) Example of Input Capture Operation**

Figure 14.20 shows an example of input capture operation.

In this example, both rising and falling edges have been selected as the FTIOA pin input capture input edge, the falling edge has been selected as the FTIOB pin input capture input edge, and counter clearing by GRB input capture has been designated for TRDCNT.



**Figure 14.20 Example of Input Capture Operation** 



### **(2) Input Capture Signal Timing**

Input capture on the rising edge, falling edge, or both edges can be selected through settings in TRDIOR. Figure 14.21 shows the timing when the rising edge is selected.



**Figure 14.21 Input Capture Signal Timing** 



#### **14.4.4 Synchronous Operation**

In synchronous operation, the values in a number of TRDCNT counters can be rewritten simultaneously (synchronous presetting). Also, a number of TRDCNT counters can be cleared simultaneously by making the appropriate setting in TRDCR (synchronous clearing). Synchronous operation enables GR to be increased with respect to a single time base.

Figure 14.22 shows an example of the synchronous operation setting procedure.



**Figure 14.22 Example of Synchronous Operation Setting Procedure** 



Figure 14.23 shows an example of synchronous operation. In this example, synchronous operation has been selected, FTIOB0 and FTIOB1 have been designated for PWM mode, GRA<sub>1</sub>0 compare match has been set as the channel 0 counter clearing source, and synchronous clearing has been set for the channel 1 counter clearing source. The same input clock has been set for the channel 0 and channel 1 counter input clocks. Two-phase PWM waveforms are output from pins FTIOB0 and FTIOB1. At this time, synchronous presetting and synchronous operation by GRA\_0 compare match are performed by TRDCNT counters.

For details on PWM mode, see section 14.4.5, PWM Mode.



**Figure 14.23 Example of Synchronous Operation** 

# **14.4.5 PWM Mode**

In PWM mode, PWM waveforms are output from the FTIOB, FTIOC, and FTIOD output pins with GRA as a cycle register and GRB, GRC, and GRD as duty registers. The initial output level of the corresponding pin depends on the setting values of TRDOCR and POCR. Table 14.4 shows an example of the initial output level of the FTIOB0 pin.

The output level is determined by the POLB to POLD bits corresponding to POCR. When POLB is 0, the FTIOB output pin is set to 0 by compare match B and set to 1 by compare match A. When POLB is 1, the FTIOB output pin is set to 1 by compare match B and cleared to 0 by compare match A. In PWM mode, maximum 6-phase PWM outputs are possible.

Figure 14.24 shows an example of the PWM mode setting procedure.







**Figure 14.24 Example of PWM Mode Setting Procedure** 



Figure 14.25 shows an example of operation in PWM mode. The output signals go to 1 and TRDCNT is reset at compare match A, and the output signals go to 0 at compare match B, C, and  $D(TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 0).$ 



**Figure 14.25 Example of PWM Mode Operation (1)** 



Figure 14.26 shows another example of operation in PWM mode. The output signals go to 0 and TRDCNT is reset at compare match A, and the output signals go to 1 at compare match B, C, and D (TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 1).



**Figure 14.26 Example of PWM Mode Operation (2)** 



Figures 14.27 (when TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 0) and 14.28 (when TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 1) show examples of the output of PWM waveforms with duty cycles of 0% and 100% in PWM mode.



**Figure 14.27 Example of PWM Mode Operation (3)** 

RENESAS



**Figure 14.28 Example of PWM Mode Operation (4)** 



### **14.4.6 Reset Synchronous PWM Mode**

Three normal- and counter-phase PWM waveforms are output by combining channels 0 and 1 that one of changing points of waveforms will be common.

In reset synchronous PWM mode, the FTIOB0 to FTIOD0 and FTIOA1 to FTIOD1 pins become PWM-output pins automatically. TRDCNT\_0 performs an increment operation. Tables 14.5 and 14.6 show the PWM-output pins used and the register settings, respectively.

Figure 14.29 shows the example of reset synchronous PWM mode setting procedure.

<b>Channel</b>	<b>Pin Name</b>	Input/Output	<b>Pin Function</b>
0	FTIOC <sub>0</sub>	Output	Toggle output in synchronous with PWM cycle
$\Omega$	FTIOB <sub>0</sub>	Output	PWM output 1
0	FTIOD <sub>0</sub>	Output	PWM output 1 (counter-phase waveform of PWM output 1)
	FTIOA1	Output	PWM output 2
	FTIOC1	Output	PWM output 2 (counter-phase waveform of PWM output 2)
	FTIOB1	Output	PWM output 3
	FTIOD <sub>1</sub>	Output	PWM output 3 (counter-phase waveform of PWM output 3)

**Table 14.5 Output Pins in Reset Synchronous PWM Mode** 

#### **Table 14.6 Register Settings in Reset Synchronous PWM Mode**





**Figure 14.29 Example of Reset Synchronous PWM Mode Setting Procedure** 





Figures 14.30 and 14.31 show examples of operation in reset synchronous PWM mode.

**Figure 14.30 Example of Reset Synchronous PWM Mode Operation (OLS0 = OLS1 = 1)** 



**Figure 14.31 Example of Reset Synchronous PWM Mode Operation (OLS0 = OLS1 = 0)** 

In reset synchronous PWM mode, TRDCNT 0 and TRDCNT 1 perform increment and independent operations, respectively. However, GRA\_1 and GRB\_1 are separated from TRDCNT\_1. When a compare match occurs between TRDCNT\_0 and GRA\_0, a counter is cleared and an increment operation is restarted from H'0000.

The PWM pin outputs 0 or 1 whenever a compare match between GRB\_0, GRA\_1, GRB\_1 and TRDCNT 0 or counter clearing occur.

For details on operations when reset synchronous PWM mode and buffer operation are simultaneously set, refer to section 14.4.9, Buffer Operation.





# **14.4.7 Complementary PWM Mode**

Three PWM waveforms for non-overlapped normal and counter phases are output by combining channels 0 and 1.

In complementary PWM mode, the FTIOB0 to FTIOD0 and FTIOA1 to FTIOD1 pins become PWM-output pins automatically. TRDCNT\_0 and TRDCNT\_1 perform an increment or decrement operation. Tables 14.7 and 14.8 show the output pins and register settings in complementary PWM mode, respectively.

Figure 14.32 shows the example of complementary PWM mode setting procedure.

<b>Channel</b>	<b>Pin Name</b>	Input/Output	<b>Pin Function</b>
0	<b>FTIOC0</b>	Output	Toggle output in synchronous with PWM cycle
$\Omega$	FTIOB <sub>0</sub>	Output	PWM output 1
$\Omega$	FTIOD <sub>0</sub>	Output	PWM output 1 (counter-phase waveform non- overlapped with PWM output 1)
	FTIOA1	Output	PWM output 2
	FTIOC <sub>1</sub>	Output	PWM output 2 (counter-phase waveform non- overlapped with PWM output 2)
	FTIOB1	Output	PWM output 3
	FTIOD1	Output	PWM output 3 (counter-phase waveform non- overlapped with PWM output 3)

**Table 14.7 Output Pins in Complementary PWM Mode** 

#### **Table 14.8 Register Settings in Complementary PWM Mode**




#### **Figure 14.32 Example of Complementary PWM Mode Setting Procedure**

#### **(1) Canceling Procedure of Complementary PWM Mode**

Figure 14.33 shows the complementary PWM mode canceling procedure.



**Figure 14.33 Canceling Procedure of Complementary PWM Mode** 

## **(2) Examples of Complementary PWM Mode Operation**

Figure 14.34 shows an example of complementary PWM mode operation. In complementary PWM mode, TRDCNT\_0 and TRDCNT\_1 perform an increment or decrement operation. When TRDCNT\_0 and GRA\_0 are compared and their contents match, the counter is decremented, and when TRDCNT 1 underflows, the counter is incremented. In GRA  $\,$  0, GRA  $\,$  1, and GRB  $\,$  1, compare match is carried out in the order of TRDCNT\_0  $\rightarrow$  TRDCNT\_1  $\rightarrow$  TRDCNT\_1  $\rightarrow$ TRDCNT\_0 and PWM waveform is output, during one cycle of a up/down counter. In this mode, the initial setting will be TRDCNT\_0 > TRDCNT\_1.



**Figure 14.34 Example of Complementary PWM Mode Operation (1)** 

Figure 14.35 shows an example of PWM waveform output with 0% duty and 100% duty in complementary PWM mode (for one phase).

In this figure, GRB\_0 is set to a value equal to or greater than GRA\_0 and H'0000. The waveform with a duty cycle of 0% and 100% can be output. When buffer operation is used together, the duty cycles can easily be changed, including the above settings, during operation. For details on buffer operation, refer to section 14.4.9, Buffer Operation.



**Figure 14.35 Example of Complementary PWM Mode Operation (2)** 

In complementary PWM mode, when the counter switches from up-counter to down-counter or vice versa, TRDCNT\_0 and TRDCNT\_1 overshoots or undershoots, respectively. In this case, the conditions to set the IMFA flag in channel 0 and the UDF flag in channel 1 differ from usual settings. Also, the transfer conditions in buffer operation differ from usual settings. Such timings are shown in figures 14.36 and 14.37.



**Figure 14.36 Timing of Overshooting** 



**Figure 14.37 Timing of Undershooting** 

RENESAS

When the counter is incremented or decremented, the IMFA flag of channel 0 is set to 1, and when the register is underflowed, the UDF flag of channel 0 is set to 1. After buffer operation has been designated for GR, the value in the buffer registers is transferred to GR when the counter is incremented by compare match A0 or when TRDCNT<sub>1</sub> is underflowed. If the  $\phi$  or  $\phi/2$  clock is selected by TPSC2 to TPSC0 bits, the OVF flag is not set to 1 at the timing that the counter value changes from H'FFFF to H'0000.

# **(3) Setting GR Value in Complementary PWM Mode**

To set the general register (GR) or modify GR during operation in complementary PWM mode, refer to the following notes.

- 1. Initial value
	- $-$  H'0000 to T 1 (T: Initial value of TRDCNT\_0) must not be set for the initial value.
	- $\overline{\text{GRA}}_0$  (T 1) or more must not be set for the initial value.
	- When using buffer operation, the same values must be set in the buffer registers and corresponding general registers.
- 2. Modifying the setting value
	- Use the buffer operation to change the GR value. If the GR value is changed by writing to it directly, the intended waveform may not be output.
	- Do not change settings of GRA 0 during operation.



# **14.4.8 PWM3 Mode Operation**

In PWM3 mode, single-phase PWM waveforms can be output using TRDCNT\_0. The waveform does not overlap its counter-phase waveform.

When the PWM3 mode is selected, the FTIOA0 and FTIOB0 pins are automatically set to output pins for the PWM function using TRDCNT\_0 regardless of the TRDPMR value. The waveform is output on a GRA\_0, GRA\_1, GRB\_0, or GRB\_1 compare match according to bits TOA0 and TOB0 in TRDOCR.

- When  $TOA0 = 0$ , 1 is output on a compare match of GRA 1 and 0 is output on a compare match of GRA\_0 on the FTIOA0 pin.
- When  $TOA0 = 1$ , 0 is output on a compare match of  $GRA_1$  and 1 is output on a compare match of GRA 0 on the FTIOA0 pin.
- When  $TOB0 = 0$ , 1 is output on a compare match of GRB 1 and 0 is output on a compare match of GRB\_0 on the FTIOB0 pin.
- When  $TOB0 = 1$ , 0 is output on a compare match of  $GRB_1$  and 1 is output on a compare match of GRB\_0 on the FTIOB0 pin.

Table 14.9 lists the correspondence between pin functions and GR registers, figure 14.38 shows a block diagram in PWM3 mode, and figure 14.39 shows a flowchart of setting in PWM3 mode.

When the buffer operation is used, set TRDMDR. The timer input/output pins, which are not used in PWM3 mode, can be used as general port pins. When the buffer operation is not set, since GRC or GRD is not used, a compare match interrupt can be generated when GRC or GRD matches with TRDCNT\_1.



# **Table 14.9 Pin Configuration in PWM3 Mode and GR Registers**



**Figure 14.38 Block Diagram in PWM3 Mode** 





**Figure 14.39 Flowchart of Setting in PWM3 Mode** 



Figure 14.40 is an example when non-overlapped pulses are output on pins FTIOA0 and FTIOB0. In this example, TRDCNT\_0 functions as a periodic counter which is cleared on compare match A0 (bits CCLR2 to CCLR0 in TRDCR\_0 are set to B'001), and PWM3 mode is selected (bit PWM3 in TRDFCR is cleared to 0). The cycle of the pulse is arbitrary.



**Figure 14.40 Example of Non-Overlap Pulses** 



# **14.4.9 Buffer Operation**

Buffer operation differs depending on whether GR has been designated for an input capture register or an output compare register, or in reset synchronous PWM mode or complementary PWM mode.

Table 14.10 shows the register combinations used in buffer operation.

#### **Table 14.10 Register Combinations in Buffer Operation**



#### **(1) When GR is an Output Compare Register**

When a compare match occurs, the value in GR of the corresponding channel is transferred to the general register.

This operation is illustrated in figure 14.41.



**Figure 14.41 Compare Match Buffer Operation** 

# **(2) When GR is an Input Capture Register**

When an input capture occurs, the value in TRDCNT is transferred to GR and the value previously stored in the general register is transferred to the buffer register.

This operation is illustrated in figure 14.42.



**Figure 14.42 Input Capture Buffer Operation** 

# **(3) PWM3 Mode**

When compare match A0 occurs, the value of the buffer register is transferred to GR.

### **(4) Complementary PWM Mode**

When the counter switches from counting up to counting down or vice versa, the value of the buffer register is transferred to GR. Here, the value of the buffer register is transferred to GR in the following timing:

- When TRDCNT\_0 and GRA\_0 are compared and their contents match
- When TRDCNT 1 underflows

# **(5) Reset Synchronous PWM Mode**

When compare match A0 occurs, the value in the buffer register is transferred to GR.



#### **(6) Example of Buffer Operation Setting Procedure**

Figure 14.43 shows an example of the buffer operation setting procedure.



**Figure 14.43 Example of Buffer Operation Setting Procedure** 



#### **(7) Examples of Buffer Operation**

Figure 14.44 shows an operation example in which GRA has been designated as an output compare register, and buffer operation has been designated for GRA and GRC.

This is an example of TRDCNT operating as a periodic counter cleared by compare match B.

Pins FTIOA and FTIOB are set for toggle output by compare match A and B.

As buffer operation has been set, when compare match A occurs, the FTIOA pin performs toggle outputs and the value in buffer register is simultaneously transferred to the general register. This operation is repeated each time that compare match A occurs.

The timing to transfer data is shown in figure 14.45.









**Figure 14.45 Example of Compare Match Timing for Buffer Operation** 

Figure 14.46 shows an operation example in which GRA has been designated as an input capture register, and buffer operation has been designated for GRA and GRC.

Counter clearing by input capture B has been set for TRDCNT, and falling edges have been selected as the FIOCB pin input capture input edge. And both rising and falling edges have been selected as the FIOCA pin input capture input edge.

As buffer operation has been set, when the TRDCNT value is stored in GRA upon the occurrence of input capture A, the value previously stored in GRA is simultaneously transferred to GRC. The transfer timing is shown in figure 14.47.



**Figure 14.46 Example of Buffer Operation (2) (Buffer Operation for Input Capture Register)** 



**Figure 14.47 Input Capture Timing of Buffer Operation** 



Figures 14.48 and 14.49 show the operation examples when buffer operation has been designated for GRB\_0 and GRD\_0 in complementary PWM mode. These are examples when a PWM waveform of 0% duty is created by using the buffer operation and performing GRD  $0 \geq$  GRA 0. Data is transferred from GRD\_0 to GRB\_0 according to the settings of CMD0 and CMD1 when TRDCNT\_0 and GRA\_0 are compared and their contents match or when TRDCNT\_1 underflows. However, when GRD  $0 \geq$  GRA  $\,0$ , data is transferred from GRD  $\,0$  to GRB  $\,0$  when TRDCNT  $\,1$ underflows regardless of the setting of CMD0 and CMD1. When  $GRD_0 = H'0000$ , data is transferred from GRD\_0 to GRB\_0 when TRDCNT\_0 and GRA\_0 are compared and their contents match regardless of the settings of CMD0 and CMD1.



**Figure 14.48 Buffer Operation (3) (Buffer Operation in Complementary PWM Mode CMD1 = CMD0 = 1)** 







# **14.4.10 Timer RD Output Timing**

The outputs of channels 0 and 1 can be disabled or inverted by the settings of TRDOER1 and TRDOCR and the external level.

# **(1) Output Disable/Enable Timing of Timer RD by TRDOER1**

Setting the master enable bit in TRDOER1 to 1 disables the output of timer RD. By setting the PCR and PDR of the corresponding I/O port beforehand, any value can be output. Figure 14.50 shows the timing to enable or disable the output of timer RD by TRDOER1.



**Figure 14.50 Example of Output Disable Timing of Timer RD by Writing to TRDOER1** 

# **(2) Output Disable Timing of Timer RD by External Trigger**

When PH5/TRDOI  $\overline{0}$  (or PH6/TRDOI 1) is set as a TRDOI input pin, and low level is input to TRDOI, the master enable bit in TRDOER1 is set to 1 and the output of timer RD will be disabled.



**Figure 14.51 Example of Output Disable Timing of Timer RD by External Trigger** 



# **(3) Output Inverse Timing by TRDFCR**

The output level can be inverted by inverting the OLS1 and OLS0 bits in TRDFCR in reset synchronous PWM mode or complementary PWM mode. Figure 14.52 shows the timing.





### **(4) Output Inverse Timing by POCR**

The output level can be inverted by inverting the POLD, POLC, and POLB bits in POCR in PWM mode. Figure 14.53 shows the timing.



**Figure 14.53 Example of Output Inverse Timing of Timer RD by Writing to POCR** 



## **14.4.11 Digital Filtering Function for Input Capture Inputs**

Input signals on the FTIOA to FTIOD pins can be input via the digital filters. The digital filter includes three latches connected in series and a matching detecting circuit. The latches operate on the sampling clock specified by bits DFCK1 and DFCK0 in TRDDF and stores an input signal on the FTIOA to FTIOD pins. When outputs of the three latches match, the matching detecting circuit outputs the signal level of the input. Otherwise, the output remains unchanged. That is, when a pulse width is equal to or greater than three sampling clock cycles, the pulse is input as a signal. When a pulse width is less than three sampling clock cycles, the pulse is considered as a noise to be removed.



**Figure 14.54 Block Diagram of Digital Filter** 

RENESAS

#### **14.4.12 Function of Changing Output Pins for GR**

With the settings of bits IOC3 and IOD3 in TRDIORC, pins for outputs of compare match signals for GRC and GRD can be changed from the FTIOC and FTIOD pins to the FTIOA and FTIOB pins. This means that the compare match A signal ORed with the compare match C signal can be output on the FTIOA pin. The compare match B ORed with the compare match D signal can be output on the FTIOB pin. Figure 14.55 is a block diagram of this function. The setting for channel 0 is independent of that for channel 1.



**Figure 14.55 Block Diagram of Output Pins for GR** 



Figure 14.56 is an example when non-overlapped pulses are output on pins FTIOA0 and FTIOB0. In this example, TRDCNT\_0 functions as a periodic counter which is cleared on compare match A0 (bits CCLR2 to CCLR0 in TRDCR\_0 are set to B'001), an output signal is toggled on compare match A (bits IOA2 to IOA0 in TRDIORA\_1 are set to B'011), the output signal on the FTIOA pin is toggled on compare match C (GRC\_0) (bits IOC3 to IOC0 in TRDIORC\_1 are set to B'0X11), an output signal is toggled on compare match B (GRB\_0) (bits IOB2 to IOB0 in TRDIORA\_1), and the output signal on the FTIOB pin is toggled on compare match D (GRD\_0) (bits IOD3 to IOD0 in TRDIORC\_1) are set to B'0X11). The cycle of the pulse is arbitrary.

Similarly, figure 14.57 is an example when non-overlapped pulses are output using TRDCNT\_1.



**Figure 14.56 Example of Non-Overlapped Pulses Output on Pins FTIOA0 and FTIOB0 (TRDCNT\_0 Used)** 



**Figure 14.57 Example of Non-Overlapped Pulses Output on Pins FTIOA1 and FTIOB1 (TRDCNT\_1 Used)** 



# **14.5 Interrupt Sources**

There are three kinds of timer RD interrupt sources; input capture/compare match, overflow, and underflow. An interrupt is requested when the corresponding interrupt request flag is set to 1 while the corresponding interrupt enable bit is set to 1.

# **14.5.1 Status Flag Set Timing**

# **(1) IMF Flag Set Timing**

The IMF flag is set to 1 by the compare match signal that is generated when the GR matches with the TRDCNT. The compare match signal is generated at the last state of matching (timing to update the counter value when the GR and TRDCNT match). Therefore, when the TRDCNT and GR matches, the compare match signal will not be generated until the TRDCNT input clock is generated. Figure 14.58 shows the timing to set the IMF flag.



**Figure 14.58 IMF Flag Set Timing when Compare Match Occurs** 



#### **(2) IMF Flag Set Timing at Input Capture**

When an input capture signal is generated, the IMF flag is set to 1 and the value of TRDCNT is simultaneously transferred to corresponding GR. Figure 14.59 shows the timing.



**Figure 14.59 IMF Flag Set Timing at Input Capture** 

#### **(3) Overflow Flag (OVF) Set Timing**

The overflow flag is set to 1 when the TRDCNT overflows. Figure 14.60 shows the timing.



**Figure 14.60 OVF Flag Set Timing** 

# **14.5.2 Status Flag Clearing Timing**

The status flag can be cleared by writing 0 after reading 1 from the CPU. Figure 14.61 shows the timing in this case.



**Figure 14.61 Status Flag Clearing Timing** 

# **14.6 Usage Notes**

# **(1) Input Pulse Width of Input Clock Signal and Input Capture Signal**

The pulse width of the input clock signal and the input capture signal must be at least three system clock (φ) cycles when bits TPSC2 to TPSC0 in TRDCR = B'0XX or B'10X, or at least three onchip oscillator clock (φ40M) cycles when B'110; shorter pulses will not be detected correctly.



#### **(2) Conflict between TRDCNT Write and Clear Operations**

If a counter clear signal is generated in the  $T_4$  state of a TRDCNT write cycle, TRDCNT clearing has priority and the TRDCNT write is not performed. Figure 14.62 shows the timing in this case.



**Figure 14.62 Conflict between TRDCNT Write and Clear Operations** 

#### **(3) Conflict between TRDCNT Write and Increment Operations**

If TRDCNT is incremented in the  $T_4$  state of a TRDCNT write cycle, writing has priority. Figure 14.63 shows the timing in this case.



**Figure 14.63 Conflict between TRDCNT Write and Increment Operations** 

#### **(4) Conflict between GR Write and Compare Match**

If a compare match occurs in the  $T<sub>4</sub>$  state of a GR write cycle, GR write has priority and the compare match signal is disabled. Figure 14.64 shows the timing in this case.



**Figure 14.64 Conflict between GR Write and Compare Match** 



## **(5) Conflict between TRDCNT Write and Overflow/Underflow**

If overflow/underflow occurs in the  $T_4$  state of a TRDCNT write cycle, TRDCNT write has priority without an increment operation. At this time, the OVF flag is set to 1. Figure 14.65 shows the timing in this case.



**Figure 14.65 Conflict between TRDCNT Write and Overflow** 



#### **(6) Conflict between GR Read and Input Capture**

If an input capture signal is generated in the  $T<sub>4</sub>$  state of a GR read cycle, the data that is read will be transferred before input capture transfer. Figure 14.66 shows the timing in this case.



**Figure 14.66 Conflict between GR Read and Input Capture** 

### **(7) Conflict between Count Clearing and Increment Operations by Input Capture**

If an input capture and increment signals are simultaneously generated, count clearing by the input capture operation has priority without an increment operation. The TRDCNT contents before clearing counter are transferred to GR. Figure 14.67 shows the timing in this case.



**Figure 14.67 Conflict between Count Clearing and Increment Operations by Input Capture** 



# **(8) Conflict between GR Write and Input Capture**

If an input capture signal is generated in the  $T<sub>4</sub>$  state of a GR write cycle, the input capture operation has priority and the write to GR is not performed. Figure 14.68 shows the timing in this case.



**Figure 14.68 Conflict between GR Write and Input Capture** 

# **(9) Notes on Setting Reset Synchronous PWM Mode/Complementary PWM Mode**

When bits CMD1 and CMD0 in TRDFCR are set, note the following:

- Write bits CMD1 and CMD0 while TRDCNT 1 and TRDCNT 0 are halted.
- Changing the settings of reset synchronous PWM mode to complementary PWM mode or vice versa is disabled. Set reset synchronous PWM mode or complementary PWM mode after the normal operation (bits CMD1 and CMD0 are cleared to 0) has been set.

#### **(10) Note on Writing to the TOA0 to TOD0 Bits and the TOA1 to TOD1 Bits in TRDOCR**

The TOA0 to TOD0 bits and the TOA1 to TOD1 bits in TRDOCR decide the value of the FTIO pin, which is output until the first compare match occurs. Once a compare match occurs and this compare match changes the values of FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 output, the values of the FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pin output and the values read from the TOA0 to TOD0 and TOA1 to TOD1 bits may differ. Moreover, when the writing to TRDOCR and the generation of the compare match A0 to D0 and A1 to D1 occur at the same timing, the writing to TRDOCR has the priority. Thus, output change due to the compare match is not reflected to the FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pins. Therefore, when bit manipulation instruction is used to write to TRDOCR, the values of the FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pin output may result in an unexpected result. When TRDOCR is to be written to while compare match is operating, stop the counter once before accessing to TRDOCR, read the port 6 state to reflect the values of FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 output, to TOA0 to TOD0 and TOA1 to TOD1, and then restart the counter. Figure 14.69 shows an example when the compare match and the bit manipulation instruction to TRDOCR occur at the same timing.





**Figure 14.69 When Compare Match and Bit Manipulation Instruction to TRDOCR Occur at the Same Timing** 



# Section 15 Watchdog Timer

The watchdog timer is an 8-bit timer that can generate an internal reset signal for this LSI if a system crash prevents the CPU from writing to the timer counter, thus allowing it to overflow.

The block diagram of the watchdog timer is shown in figure 15.1.



**Figure 15.1 Block Diagram of Watchdog Timer** 

# **15.1 Features**

Selectable from nine counter input clocks.

Eight clock sources (φ/64, φ/128, φ/256, φ/512, φ/1024, φ/2048, φ/4096, and φ/8192) or the WDT dedicated internal oscillator can be selected as the timer-counter clock. When the WDT dedicated internal oscillator is selected, it can operate as the watchdog timer in any operating mode.

- Reset signal generated on counter overflow An overflow period of 1 to 256 times the selected clock can be set.
- The watchdog timer is enabled in the initial state.

It starts operating after the reset state is lifted.



# **15.2 Register Descriptions**

The watchdog timer has the following registers.

- Timer control/status register WD (TCSRWD)
- Timer counter WD (TCWD)
- Timer mode register WD (TMWD)

#### **15.2.1 Timer Control/Status Register WD (TCSRWD)**

TCSRWD performs the TCSRWD and TCWD write control. TCSRWD also controls the watchdog timer operation and indicates the operating state. TCSRWD must be rewritten by using the MOV instruction. The bit manipulation instruction cannot be used to change the setting value.







## **15.2.2 Timer Counter WD (TCWD)**

TCWD is an 8-bit readable/writable up-counter. When TCWD overflows from H'FF to H'00, the internal reset signal is generated and the WRST bit in TCSRWD is set to 1. TCWD is initialized to H'00.

#### **15.2.3 Timer Mode Register WD (TMWD)**

TMWD selects the input clock.



[Legend] X: Don't care
# **15.3 Operation**

The watchdog timer is provided with an 8-bit counter. After the reset state is released, TCWD starts counting up. When the TCWD count value overflows H'FF, an internal reset signal is generated. The internal reset signal is output for a period of 256  $\phi_{RC}$  clock cycles. As TCWD is a writable counter, it starts counting from the value set in TCWD. An overflow period in the range of 1 to 256 input clock cycles can therefore be set, according to the TCWD set value. When the watchdog timer is not used, stop TCWD counting by writing 0 to B2WI and WDON simultaneously while the TCSRWE bit in TCSRWD is set to 1. (To stop the watchdog timer, two write accesses to TCSRWD are required.)

Figure 15.2 shows an example of watchdog timer operation.



**Figure 15.2 Watchdog Timer Operation Example** 





# Section 16 14-Bit PWM

The 14-bit PWM is a pulse division type PWM that can be used for electronic tuner control, etc. Figure 16.1 shows a block diagram of the 14-bit PWM.

### **16.1 Features**

• Choice of two conversion periods

A conversion period of 32768/φ with a minimum modulation width of 2/φ, or a conversion period of 16384/φ with a minimum modulation width of 1/φ, can be selected.

• Pulse division method for less ripple



**Figure 16.1 Block Diagram of 14-Bit PWM** 

# **16.2 Input/Output Pin**

Table 16.1 shows the 14-bit PWM pin configuration.

#### **Table 16.1 Pin Configuration**





## **16.3 Register Descriptions**

The 14-bit PWM has the following registers.

- PWM control register (PWCR)
- PWM data register U (PWDRU)
- PWM data register L (PWDRL)

#### **16.3.1 PWM Control Register (PWCR)**

PWCR selects the conversion period.



[Legend] tφ: Period of PWM clock input

### **16.3.2 PWM Data Registers U, L (PWDRU, PWDRL)**

PWDRU and PWDRL indicate high level width in one PWM waveform cycle. PWDRU and PWDRL are 14-bit write-only registers, with the upper 6 bits assigned to PWDRU and the lower 8 bits to PWDRL. When read, all bits are always read as 1.

Both PWDRU and PWDRL are accessible only in bytes. Note that the operation is not guaranteed if word access is performed. When 14-bit data is written in PWDRU and PWDRL, the contents are latched in the PWM waveform generator and the PWM waveform generation data is updated. When writing the 14-bit data, the order is as follows: PWDRL to PWDRU.

PWDRU and PWDRL are initialized to H'C000.

# **16.4 Operation**

When using the 14-bit PWM, set the registers in this sequence:

- 1. Set the PWM bit in the port mode register 1 (PMR1) to set the P11/PWM pin to function as a PWM output pin.
- 2. Set the PWCR0 bit in PWCR to select a conversion period of either.
- 3. Set the output waveform data in PWDRU and PWDRL. Be sure to write byte data first to PWDRL and then to PWDRU. When the data is written in PWDRU, the contents of these registers are latched in the PWM waveform generator, and the PWM waveform generation data is updated in synchronization with internal signals.

One conversion period consists of 64 pulses, as shown in figure 16.2. The total high-level width during this period  $(T_u)$  corresponds to the data in PWDRU and PWDRL. This relation can be expressed as follows:

 $T<sub>H</sub>$  = (data value in PWDRU and PWDRL + 64)  $\times$  t $\phi$ /2

where tφ is the period of PWM clock input:  $2/\phi$  (bit PWCR0 = 0) or  $4/\phi$  (bit PWCR0 = 1). If the data value in PWDRU and PWDRL is from H'FFC0 to H'FFFF, the PWM output stays high. When the data value is H'C000,  $T<sub>H</sub>$  is calculated as follows:

$$
T_{_{H}}=64\times t\phi/2=32\ t\varphi
$$





**Figure 16.2 Waveform Output by 14-Bit PWM** 



# Section 17 Serial Communication Interface 3 (SCI3)

This LSI includes a serial communication interface 3 (SCI3), which has independent three channels. The SCI3 can handle both asynchronous and clock synchronous serial communication. In asynchronous mode, serial data communication can be carried out using standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or an Asynchronous Communication Interface Adapter (ACIA). A function for serial communication between multiple processors (multiprocessor communication function) is also provided.

Table 17.1 shows the SCI3 channel configuration and figure 17.1 shows a block diagram of the SCI3. Since basic functions are identical for each of the three channels (SCI3, SCI3\_2, and SCI3\_3), separate explanations are not given in this section.

# **17.1 Features**

- Choice of asynchronous or clock synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously.

Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected
- External clock or on-chip baud rate generator can be selected as a transfer clock source.
- Six interrupt sources

Transmit-end, transmit-data-empty, receive-data-full, overrun error, framing error, and parity error.

Noise canceller (only for SCI3\_3)

Asynchronous mode:

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RXD pin level directly in the case of a framing error



Clock synchronous mode:

- Data length: 8 bits
- Receive error detection: Overrun errors

#### **Table 17.1 Channel Configuration**



- Note: 1. In addition to basic functions common in SCI3 and SCI3\_2, SCI3\_3 has the serial mode control register (SMCR). SMCR controls noise canceling on the RXD\_3 input signal, PH2/TXD\_3 pin function, and SCI3\_3 module standby function.
	- 2. The channel 1 of the SCI3 is used in on-board programming mode by boot mode.
- Serial mode control register (SMCR)



#### • Noise canceller

The RXD\_3 input signal is loaded internally via the noise canceller. The noise canceller consists of three latch circuits and match detection circuit connected in series. The RXD\_3 input signal is sampled on the basic clock with a frequency 16 times the transfer rate, and the level is passed forward to the next circuit when outputs of three latches match. When the outputs are not match, previous value is retained. In other word, when the same level is retained more than three clocks, the input signal is acknowledged as a signal. When the level is changed within three clocks, the change is acknowledged as not a signal change but noise.



#### **Block Diagram of Noise Canceller**



**Figure 17.1 Block Diagram of SCI3** 

# **17.2 Input/Output Pins**

Table 17.2 shows the SCI3 pin configuration.

#### **Table 17.2 Pin Configuration**



# **17.3 Register Descriptions**

The SCI3 has the following registers for each channel.

- Receive shift register (RSR)
- Receive data register (RDR)
- Transmit shift register (TSR)
- Transmit data register (TDR)
- Serial mode register (SMR)
- Serial control register 3 (SCR3)
- Serial status register (SSR)
- Bit rate register (BRR)
- Serial mode control register 3 (SMCR3)

## **17.3.1 Receive Shift Register (RSR)**

RSR is a shift register that is used to receive serial data input from the RXD pin and convert it into parallel data. When one frame of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

### **17.3.2 Receive Data Register (RDR)**

RDR is an 8-bit register that stores received data. When the SCI3 has received one frame of serial data, it transfers the received serial data from RSR to RDR, where it is stored. After this, RSR is receive-enabled. As RSR and RDR function as a double buffer in this way, continuous receive operations are possible. After confirming that the RDRF bit in SSR is set to 1, read RDR only once. RDR cannot be written to by the CPU. RDR is initialized to H'00.

### **17.3.3 Transmit Shift Register (TSR)**

TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI3 first transfers transmit data from TDR to TSR automatically, then sends the data that starts from the LSB to the TXD pin. TSR cannot be directly accessed by the CPU.



#### **17.3.4 Transmit Data Register (TDR)**

TDR is an 8-bit register that stores data for transmission. When the SCI3 detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts transmission. The doublebuffered structure of TDR and TSR enables continuous serial transmission. If the next transmit data has already been written to TDR during transmission of one-frame data, the SCI3 transfers the written data to TSR to continue transmission. To achieve reliable serial transmission, write transmit data to TDR only once after confirming that the TDRE bit in SSR is set to 1. TDR is initialized to H'FF.

#### **17.3.5 Serial Mode Register (SMR)**

SMR is used to set the SCI3's serial transfer format and select the baud rate generator clock source.





#### **17.3.6 Serial Control Register 3 (SCR3)**

SCR3 is a register that enables or disables SCI3 transfer operations and interrupt requests, and is also used to select the transfer clock source. For details on interrupt requests, see section 17.7, Interrupt Requests.







#### **17.3.7 Serial Status Register (SSR)**

SSR is a register containing status flags of the SCI3 and multiprocessor bits for transfer. 1 cannot be written to flags TDRE, RDRF, OER, PER, and FER; they can only be cleared.







#### **17.3.8 Bit Rate Register (BRR)**

BRR is an 8-bit register that adjusts the bit rate. The initial value of BRR is H'FF. Table 17.3 shows the relationship between the N setting in BRR and the n setting in bits CKS1 and CKS0 of SMR in asynchronous mode. Table 17.4 shows the maximum bit rate for each frequency in asynchronous mode. The values shown in both tables 17.3 and 17.4 are values in active (highspeed) mode. Table 17.5 shows the relationship between the N setting in BRR and the n setting in bits CKS1 and CKS0 of SMR in clock synchronous mode. The values shown in table 17.5 are values in active (high-speed) mode. The N setting in BRR and error for other operating frequencies and bit rates can be obtained by the following formulas:

#### **[Asynchronous Mode]**

$$
N=\frac{\varphi}{64\times 2^{2n-1}\times B}\times 10^6-1
$$

$$
Error (%) = \left\{ \frac{\phi \times 10^6}{(N + 1) \times B \times 64 \times 2^{2n - 1}} - 1 \right\} \times 100
$$

#### **[Clock Synchronous Mode]**

$$
N=\frac{\varphi}{8\times 2^{2n-1}\times B}\times 10^6-1
$$

[Legend]

- B: Bit rate (bit/s)
- N: BRR setting for baud rate generator ( $0 \le N \le 255$ )
- φ: Operating frequency (MHz)
- n: CSK1 and CSK0 settings in SMR ( $0 \le n \le 3$ )





### **Table 17.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1)**

 **Operating Frequency** φ **(MHz)** 

#### **Operating Frequency** φ **(MHz)**



[Legend]

-: A setting is available but error occurs



#### **Table 17.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)**

#### **Operating Frequency** φ **(MHz)**



[Legend]

-: A setting is available but error occurs





#### **Table 17.4 Maximum Bit Rate for Each Frequency (Asynchronous Mode)**

**Table 17.5 Examples of BRR Settings for Various Bit Rates (Clock Synchronous Mode) Operating Frequency** φ **(MHz)** 

<b>Bit Rate</b>	4			8 10		16		18		20		
(bit/s)	$\mathbf n$	N	n	N	n	N	n	N	n	N	$\mathsf{n}$	N
110												
250	$\overline{c}$	249	3	124			3	249				
500	$\overline{c}$	124	$\overline{c}$	249			3	124	3	140	3	155
1k	1	249	$\overline{c}$	124			$\overline{c}$	249	3	69	3	77
2.5k	1	99	1	199	1	249	$\overline{c}$	99	$\overline{c}$	112	$\overline{c}$	124
5k	0	199	1	99	1	124	1	199	1	224	1	249
10k	0	99	0	199	0	249	1	99	1	112	1	124
25k	0	39	0	79	$\mathbf 0$	99	0	159	$\mathbf 0$	179	$\mathbf 0$	199
50k	0	19	0	39	$\mathbf 0$	49	0	79	$\mathbf 0$	89	$\mathbf 0$	99
100k	0	9	0	19	0	24	0	39	0	44	0	49
250k	0	3	0	7	$\Omega$	9	0	15	$\mathbf 0$	17	$\mathbf 0$	19
500k	0	1	0	3	$\mathbf 0$	$\overline{4}$	0	$\overline{7}$	$\mathbf 0$	8	$\mathbf 0$	9
1M	0	0*	0	1			0	3	0	4	$\mathbf 0$	4
2M			0	0*			0	1				
2.5M					$\mathbf 0$	0*					0	1
4M							0	0*				

[Legend]

Blank: No setting is available.

—: A setting is available but error occurs.

\*: Continuous transfer is not possible.

# **17.4 Operation in Asynchronous Mode**

Figure 17.2 shows the general format for asynchronous serial communication. One character (or frame) consists of a start bit (low level), followed by data (in LSB-first order), a parity bit (high or low level), and finally stop bits (high level). Inside the SCI3, the transmitter and receiver are independent units, enabling full-duplex. Both the transmitter and the receiver also have a doublebuffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.



**Figure 17.2 Data Format in Asynchronous Communication** 

#### **17.4.1 Clock**

Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCK3 pin can be selected as the SCI3's serial clock, according to the setting of the COM bit in SMR and the CKE0 and CKE1 bits in SCR3. When an external clock is input at the SCK3 pin, the clock frequency should be 16 times the bit rate used.

When the SCI3 is operated on an internal clock, the clock can be output from the SCK3 pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 17.3.



**Figure 17.3 Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode)(Example with 8-Bit Data, Parity, Two Stop Bits)** 

### **17.4.2 SCI3 Initialization**

Before transmitting and receiving data, you should first clear the TE and RE bits in SCR3 to 0, then initialize the SCI3 as described below. When the operating mode, or transfer format, is changed for example, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1. Note that clearing the RE bit to 0 does not initialize the contents of the RDRF, PER, FER, and OER flags, or the contents of RDR. When the external clock is used in asynchronous mode, the clock must be supplied even during initialization.



**Figure 17.4 Sample SCI3 Initialization Flowchart** 

RENESAS

### **17.4.3 Data Transmission**

Figure 17.5 shows an example of operation for transmission in asynchronous mode. In transmission, the SCI3 operates as described below.

- 1. The SCI3 monitors the TDRE flag in SSR. If the flag is cleared to 0, the SCI3 recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. After transferring data from TDR to TSR, the SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit is set to 1 at this time, a TXI interrupt request is generated. Continuous transmission is possible because the TXI interrupt routine writes next transmit data to TDR before transmission of the current transmit data has been completed.
- 3. The SCI3 checks the TDRE flag at the timing for sending the stop bit.
- 4. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.
- 5. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the "mark state" is entered, in which 1 is output. If the TEIE bit in SCR3 is set to 1 at this time, a TEI interrupt request is generated.





**Figure 17.5 Example of SCI3 Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)** 



**Figure 17.6 Sample Serial Transmission Data Flowchart (Asynchronous Mode)** 

### **17.4.4 Serial Data Reception**

Figure 17.7 shows an example of operation for reception in asynchronous mode. In serial reception, the SCI3 operates as described below.

- 1. The SCI3 monitors the communication line. If a start bit is detected, the SCI3 performs internal synchronization, receives receive data in RSR, and checks the parity bit and stop bit.
- 2. If an overrun error occurs (when reception of the next data is completed while the RDRF flag is still set to 1), the OER bit in SSR is set to 1. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR.
- 3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated.
- 4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated.
- 5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt request is generated. Continuous reception is possible because the RXI interrupt routine reads the receive data transferred to RDR before reception of the next receive data has been completed.



**Figure 17.7 Example of SCI3 Reception in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)** 



Table 17.6 shows the states of the SSR status flags and receive data handling when a receive error is detected. If a receive error is detected, the RDRF flag retains its state before receiving data. Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 17.8 shows a sample flow chart for serial data reception.



#### **Table 17.6 SSR Status Flags and Receive Data Handling**

Note:  $*$  The RDRF flag retains the state it had before data reception.



**Figure 17.8 Sample Serial Reception Data Flowchart (Asynchronous Mode) (1)** 





**Figure 17.8 Sample Serial Reception Data Flowchart (Asynchronous Mode) (2)** 

RENESAS

# **17.5 Operation in Clock Synchronous Mode**

Figure 17.9 shows the general format for clock synchronous communication. In clock synchronous mode, data is transmitted or received synchronous with clock pulses. A single character in the transmit data consists of the 8-bit data starting from the LSB. In clock synchronous serial communication, data on the transmission line is output from one falling edge of the synchronization clock to the next. In clock synchronous mode, the SCI3 receives data in synchronous with the rising edge of the synchronization clock. After 8-bit data is output, the transmission line holds the MSB state. In clock synchronous mode, no parity or multiprocessor bit is added. Inside the SCI3, the transmitter and receiver are independent units, enabling full-duplex communication through the use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.



**Figure 17.9 Data Format in Clock Synchronous Communication** 

## **17.5.1 Clock**

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK3 pin can be selected, according to the setting of the COM bit in SMR and CKE0 and CKE1 bits in SCR3. When the SCI3 is operated on an internal clock, the synchronization clock is output from the SCK3 pin. Eight synchronization clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high.

## **17.5.2 SCI3 Initialization**

Before transmitting and receiving data, the SCI3 should be initialized as described in a sample flowchart in figure 17.4.





### **17.5.3 Serial Data Transmission**

Figure 17.10 shows an example of SCI3 operation for transmission in clock synchronous mode. In serial transmission, the SCI3 operates as described below.

- 1. The SCI3 monitors the TDRE flag in SSR, and if the flag is 0, the SCI3 recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. The SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR3 is set to 1 at this time, a transmit data empty interrupt (TXI) is generated.
- 3. 8-bit data is sent from the TXD pin synchronized with the output clock when output clock mode has been specified, and synchronized with the input clock when use of an external clock has been specified. Serial data is transmitted sequentially from the LSB (bit 0), from the TXD pin.
- 4. The SCI3 checks the TDRE flag at the timing for sending the MSB (bit 7).
- 5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.
- 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag maintains the output state of the last bit. If the TEIE bit in SCR3 is set to 1 at this time, a TEI interrupt request is generated.
- 7. The SCK3 pin is fixed high at the end of transmission.

Figure 17.11 shows a sample flow chart for serial data transmission. Even if the TDRE flag is cleared to 0, transmission will not start while a receive error flag (OER, FER, or PER) is set to 1. Make sure that the receive error flags are cleared to 0 before starting transmission.



**Figure 17.10 Example of SCI3 Transmission in Clock Synchronous Mode** 





**Figure 17.11 Sample Serial Transmission Flowchart (Clock Synchronous Mode)** 



#### **17.5.4 Serial Data Reception (Clock Synchronous Mode)**

Figure 17.12 shows an example of SCI3 operation for reception in clock synchronous mode. In serial reception, the SCI3 operates as described below.

- 1. The SCI3 performs internal initialization synchronous with a synchronization clock input or output, starts receiving data.
- 2. The SCI3 stores the receive data in RSR.
- 3. If an overrun error occurs (when reception of the next data is completed while the RDRF flag in SSR is still set to 1), the OER bit in SSR is set to 1. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated, receive data is not transferred to RDR, and the RDRF flag remains to be set to 1.
- 4. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt request is generated.



**Figure 17.12 Example of SCI3 Reception in Clock Synchronous Mode** 

Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 17.13 shows a sample flow chart for serial data reception.



**Figure 17.13 Sample Serial Reception Flowchart (Clock Synchronous Mode)** 

### **17.5.5 Simultaneous Serial Data Transmission and Reception**

Figure 17.14 shows a sample flowchart for simultaneous serial transmit and receive operations. The following procedure should be used for simultaneous serial data transmit and receive operations. To switch from transmit mode to simultaneous transmit and receive mode, after checking that the SCI3 has finished transmission and the TDRE and TEND flags are set to 1, clear TE to 0. Then simultaneously set TE and RE to 1 with a single instruction. To switch from receive mode to simultaneous transmit and receive mode, after checking that the SCI3 has finished reception, clear RE to 0. Then after checking that the RDRF and receive error flags (OER, FER, and PER) are cleared to 0, simultaneously set TE and RE to 1 with a single instruction.





RENESAS

# **17.6 Multiprocessor Communication Function**

Use of the multiprocessor communication function enables data transfer between a number of processors sharing communication lines by asynchronous serial communication using the multiprocessor format, in which a multiprocessor bit is added to the transfer data. When multiprocessor communication is performed, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles; an ID transmission cycle that specifies the receiving station, and a data transmission cycle. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. If the multiprocessor bit is 1, the cycle is an ID transmission cycle; if the multiprocessor bit is 0, the cycle is a data transmission cycle. Figure 17.15 shows an example of inter-processor communication using the multiprocessor format. The transmitting station first sends the ID code of the receiving station with which it wants to perform serial communication as data with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose IDs do not match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI3 uses the MPIE bit in SCR3 to implement this function. When the MPIE bit is set to 1, transfer of receive data from RSR to RDR, error flag detection, and setting the SSR status flags, RDRF, FER, and OER, to 1, are inhibited until data with a 1 multiprocessor bit is received. On reception of a receive character with a 1 multiprocessor bit, the MPBR bit in SSR is set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is rendered invalid. All other bit settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.





**Figure 17.15 Example of Inter-Processor Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)** 


## **17.6.1 Multiprocessor Serial Data Transmission**

Figure 17.16 shows a sample flowchart for multiprocessor serial data transmission. For an ID transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmission cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI3 operations are the same as those in asynchronous mode.







## **17.6.2 Multiprocessor Serial Data Reception**

Figure 17.17 shows a sample flowchart for multiprocessor serial data reception. If the MPIE bit in SCR3 is set to 1, data is skipped until data with a 1 multiprocessor bit is sent. On receiving data with a 1 multiprocessor bit, the receive data is transferred to RDR. An RXI interrupt request is generated at this time. All other SCI3 operations are the same as those in asynchronous mode. Figure 17.18 shows an example of SCI3 operation for multiprocessor format reception.







**Figure 17.17 Sample Multiprocessor Serial Reception Flowchart (2)** 









## **17.7 Interrupt Requests**

SCI3 creates the following six interrupt requests: transmission end, transmit data empty, receive data full, and receive errors (overrun error, framing error, and parity error). Table 17.7 shows the interrupt sources.



## **Table 17.7 SCI3 Interrupt Requests**

The initial value of the TDRE flag in SSR is 1. Thus, when the TIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TXI interrupt request is generated even if the transmit data is not ready. The initial value of the TEND flag in SSR is 1. Thus, when the TEIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TEI interrupt request is generated even if the transmit data has not been sent. It is possible to make use of the most of these interrupt requests efficiently by transferring the transmit data to TDR in the interrupt routine. To prevent the generation of these interrupt requests (TXI and TEI), set the enable bits (TIE and TEIE) that correspond to these interrupt requests to 1, after transferring the transmit data to TDR.



## **17.8 Usage Notes**

## **17.8.1 Break Detection and Processing**

When framing error detection is performed, a break can be detected by reading the RXD pin value directly. In a break, the input from the RXD pin becomes all 0s, setting the FER flag, and possibly the PER flag. Note that as the SCI3 continues the receive operation after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

## **17.8.2 Mark State and Break Sending**

When the TXD or TXD2 bit in PMR1 or the TXD 3 bit in SMCR is 1, the TXD pin is used as an I/O port whose direction (input or output) and level are determined by PCR and PDR. This can be used to set the TXD pin to mark state (high level) or send a break during serial data transmission. To maintain the communication line at mark state until TE is set to 1, set both PCR and PDR to 1 and also set the TXD bit to 1. Then, the TXD pin becomes an I/O port, and 1 is output from the TXD pin. To send a break during serial transmission, first set PCR to 1 and clear PDR to 0, and then set the TXD bit to 1. At this time, regardless of the current transmission state, the TXD pin becomes an I/O port, and 0 is output from the TXD pin.

### **17.8.3 Receive Error Flags and Transmit Operations (Clock Synchronous Mode Only)**

Transmission cannot be started when a receive error flag (OER, PER, or FER) is set to 1, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to  $0$ .

## **17.8.4 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode**

In asynchronous mode, the SCI3 operates on a basic clock with a frequency of 16 times the transfer rate. In reception, the SCI3 samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 8th pulse of the basic clock as shown in figure 17.19. Thus, the reception margin in asynchronous mode is given by formula (1) below.

$$
M = \left\{ (0.5 - \frac{1}{2N}) - \frac{D - 0.5}{N} - (L - 0.5) F \right\} \times 100\%
$$

... Formula (1)

[Legend]

N: Ratio of bit rate to clock  $(N = 16)$ 

D: Clock duty ( $D = 0.5$  to 1.0)

- L: Frame length  $(L = 9$  to 12)
- F: Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) =  $0.5$  in formula (1), the reception margin can be given by the formula.

 $M = \{0.5 - 1/(2 \times 16)\} \times 100$  [%] = 46.875%

However, this is only the computed value, and a margin of 20% to 30% should be allowed for in system design.



**Figure 17.19 Receive Data Sampling Timing in Asynchronous Mode** 





# Section 18  $\text{I}^2\text{C}$  Bus Interface 2 (IIC2)

The  $I^2C$  bus interface 2 conforms to and provides a subset of the Philips  $I^2C$  bus (inter-IC bus) interface functions. The register configuration that controls the  $I<sup>2</sup>C$  bus differs partly from the Philips configuration, however.

Figure 18.1 shows a block diagram of the  $I<sup>2</sup>C$  bus interface 2.

Figure 18.2 shows an example of I/O pin connections to external circuits.

## **18.1 Features**

- Selection of  $I^2C$  format or clocked synchronous serial format
- Continuous transmission/reception

Since the shift register, transmit data register, and receive data register are independent from each other, the continuous transmission/reception can be performed.

I 2 C bus format:

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization/wait function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically.

If transmission/reception is not yet possible, set the SCL to low until preparations are completed.

• Six interrupt sources

Transmit data empty (including slave-address match), transmit end, receive data full (including slave-address match), arbitration lost, NACK detection, and stop condition detection

Direct bus drive

Two pins, SCL and SDA pins, function as NMOS open-drain outputs when the bus drive function is selected.

Clocked synchronous format:

• Four interrupt sources

Transmit-data-empty, transmit-end, receive-data-full, and overrun error







Figure 18.1 Block Diagram of I<sup>2</sup>C Bus Interface 2



**Figure 18.2 External Circuit Connections of I/O Pins** 

## **18.2 Input/Output Pins**

Table 18.1 summarizes the input/output pins used by the  $I^2C$  bus interface 2.

### **Table 18.1 Pin Configuration**





## **18.3 Register Descriptions**

The  $I^2C$  bus interface 2 has the following registers.

- I<sup>2</sup>C bus control register 1 (ICCR1)
- I<sup>2</sup>C bus control register 2 (ICCR2)
- I<sup>2</sup>C bus mode register (ICMR)
- I<sup>2</sup>C bus interrupt enable register (ICIER)
- I<sup>2</sup>C bus status register (ICSR)
- I<sup>2</sup>C bus slave address register (SAR)
- I<sup>2</sup>C bus transmit data register (ICDRT)
- I<sup>2</sup>C bus receive data register (ICDRR)
- I<sup>2</sup>C bus shift register (ICDRS)

#### **18.3.1 C Bus Control Register 1 (ICCR1)**

ICCR1 enables or disables the  $I<sup>2</sup>C$  bus interface 2, controls transmission or reception, and selects master or slave mode, transmission or reception, and transfer clock frequency in master mode.









#### **18.3.2 I<sup>2</sup> C Bus Control Register 2 (ICCR2)**

ICCR2 issues start/stop conditions, manipulates the SDA pin, monitors the SCL pin, and controls reset in the control part of the  $I^2C$  bus interface 2.











#### **18.3.3 I<sup>2</sup> C Bus Mode Register (ICMR)**

ICMR selects whether the MSB or LSB is transferred first, performs master mode wait control, and selects the transfer bit count.







#### **18.3.4 I<sup>2</sup> C Bus Interrupt Enable Register (ICIER)**

ICIER enables or disables interrupt sources and acknowledge bits, sets acknowledge bits to be transferred, and confirms acknowledge bits to be received.







#### **18.3.5 I<sup>2</sup> C Bus Status Register (ICSR)**

ICSR performs confirmation of interrupt request flags and status.









### **18.3.6 Slave Address Register (SAR)**

SAR selects the communication format and sets the slave address. When the chip is in slave mode with the  $I^2C$  bus format, if the upper 7 bits of SAR match the upper 7 bits of the first frame received after a start condition, the chip operates as the slave device.





#### **18.3.7 C Bus Transmit Data Register (ICDRT)**

ICDRT is an 8-bit readable/writable register that stores the transmit data. When ICDRT detects the space in the shift register (ICDRS), it transfers the transmit data which is written in ICDRT to ICDRS and starts transferring data. If the next transfer data is written to ICDRT during transferring data of ICDRS, continuous transfer is possible. If the MLS bit of ICMR is set to 1 and when the data is written to ICDRT, the MSB/LSB inverted data is read. The initial value of ICDRT is H'FF.

#### **18.3.8 C Bus Receive Data Register (ICDRR)**

ICDRR is an 8-bit register that stores the receive data. When data of one byte is received, ICDRR transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDRR is a receive-only register, therefore the CPU cannot write to this register. The initial value of ICDRR is H'FF.

#### **18.3.9 C Bus Shift Register (ICDRS)**

ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred from ICDRS to ICDRR after data of one byte is received. This register cannot be read directly from the CPU.



## **18.4 Operation**

The  $I^2C$  bus interface can communicate either in  $I^2C$  bus mode or clocked synchronous serial mode by setting FS in SAR.

#### **18.4.1 C Bus Format**

Figure 18.3 shows the  $I^2C$  bus formats. Figure 18.4 shows the  $I^2C$  bus timing. The first frame following a start condition always consists of 8 bits.



**Figure 18.3 I2 C Bus Formats** 



Figure 18.4 I<sup>2</sup>C Bus Timing

### [Legend]

- S: Start condition. The master device drives SDA from high to low while SCL is high.
- SLA: Slave address
- R/W: Indicates the direction of data transfer: from the slave device to the master device when R/W is 1, or from the master device to the slave device when R/W is 0.
- A: Acknowledge. The receive device drives SDA to low.

DATA: Transfer data

P: Stop condition. The master device drives SDA from low to high while SCL is high.

## **18.4.2 Master Transmit Operation**

In master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For master transmit mode operation timing, see figures 18.5 and 18.6. The transmission procedure and operations in master transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting)
- 2. Read the BBSY flag in ICCR2 to confirm that the bus is free. Set the MST and TRS bits in ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP using MOV instruction. (Start condition issued) This generates the start condition.
- 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte data show the slave address and  $R/\overline{W}$ ) to ICDRT. At this time, TDRE is automatically cleared to 0, and data is transferred from ICDRT to ICDRS. TDRE is set again.
- 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set to 1 at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the slave device has been selected. Then, write second byte data to ICDRT. When ACKBR is 1, the slave device has not been acknowledged, so issue the stop condition. To issue the stop condition, write 0 to BBSY and SCP using MOV instruction. SCL is fixed low until the transmit data is prepared or the stop condition is issued.
- 5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
- 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of last byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEND or NACKF.
- 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.



**Figure 18.5 Master Transmit Mode Operation Timing (1)** 



**Figure 18.6 Master Transmit Mode Operation Timing (2)** 



## **18.4.3 Master Receive Operation**

In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal. For master receive mode operation timing, see figures 18.7 and 18.8. The reception procedure and operations in master receive mode are shown below.

- 1. Clear the TEND bit in ICSR to 0, then clear the TRS bit in ICCR1 to 0 to switch from master transmit mode to master receive mode. Then, clear the TDRE bit to 0.
- 2. When ICDRR is read (dummy data read), reception is started, and the receive clock is output, and data received, in synchronization with the internal clock. The master device outputs the level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse.
- 3. After the reception of first frame data is completed, the RDRF bit in ICST is set to 1 at the rise of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and RDRF is cleared to 0.
- 4. The continuous reception is performed by reading ICDRR every time RDRF is set. If 8th receive clock pulse falls after reading ICDRR by the other processing while RDRF is 1, SCL is fixed low until ICDRR is read.
- 5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading ICDRR. This enables the issuance of the stop condition after the next reception.
- 6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stage condition.
- 7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
- 8. The operation returns to the slave receive mode.





**Figure 18.7 Master Receive Mode Operation Timing (1)** 



**Figure 18.8 Master Receive Mode Operation Timing (2)** 

## **18.4.4 Slave Transmit Operation**

In slave transmit mode, the slave device outputs the transmit data, while the master device outputs the receive clock and returns an acknowledge signal. For slave transmit mode operation timing, see figures 18.9 and 18.10.

The transmission procedure and operations in slave transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At this time, if the 8th bit data (R/W) is 1, the TRS and ICSR bits in ICCR1 are set to 1, and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to ICDRT every time TDRE is set.
- 3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set to 1, with TDRE = 1. When TEND is set, clear TEND.
- 4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is free.
- 5. Clear TDRE.



**Figure 18.9 Slave Transmit Mode Operation Timing (1)** 





**Figure 18.10 Slave Transmit Mode Operation Timing (2)** 



## **18.4.5 Slave Receive Operation**

In slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For slave receive mode operation timing, see figures 18.11 and 18.12. The reception procedure and operations in slave receive mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (Since the read data show the slave address and  $R/\overline{W}$ , it is not used.)
- 3. Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is 1, SCL is fixed low until ICDRR is read. The change of the acknowledge before reading ICDRR, to be returned to the master device, is reflected to the next transmit frame.



4. The last byte data is read by reading ICDRR.

**Figure 18.11 Slave Receive Mode Operation Timing (1)** 





**Figure 18.12 Slave Receive Mode Operation Timing (2)** 

## **18.4.6 Clocked Synchronous Serial Format**

This module can be operated with the clocked synchronous serial format, by setting the FS bit in SAR to 1. When the MST bit in ICCR1 is 1, the transfer clock output from SCL is selected. When MST is 0, the external clock input is selected.

### **(1) Data Transfer Format**

Figure 18.13 shows the clocked synchronous serial transfer format.

The transfer data is output from the rise to the fall of the SCL clock, and the data at the rising edge of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer, in either the MSB first or LSB first. The output level of SDA can be changed during the transfer wait, by the SDAO bit in ICCR2.



**Figure 18.13 Clocked Synchronous Serial Transfer Format** 

### **(2) Transmit Operation**

In transmit mode, transmit data is output from SDA, in synchronization with the fall of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For transmit mode operation timing, see figure 18.14. The transmission procedure and operations in transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting)
- 2. Set the TRS bit in ICCR1 to select the transmit mode. Then, TDRE in ICSR is set.
- 3. Confirm that TDRE has been set. Then, write the transmit data to ICDRT. The data is transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous transmission is performed by writing data to ICDRT every time TDRE is set. When changing from transmit mode to receive mode, clear TRS while TDRE is 1.



**Figure 18.14 Transmit Mode Operation Timing** 

## **(3) Receive Operation**

In receive mode, data is latched at the rise of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For receive mode operation timing, see figure 18.15. The reception procedure and operations in receive mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting)
- 2. When the transfer clock is output, set MST to 1 to start outputting the receive clock.
- 3. When the receive operation is completed, data is transferred from ICDRS to ICDRR and RDRF in ICSR is set. When  $MST = 1$ , the next byte can be received, so the clock is continually output. The continuous reception is performed by reading ICDRR every time RDRF is set. When the 8th clock is risen while RDRF is 1, the overrun is detected and AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDRR.
- 4. To stop receiving when MST = 1, set RCVD in ICCR1 to 1, then read ICDRR. Then, SCL is fixed high after receiving the next byte data.



**Figure 18.15 Receive Mode Operation Timing**
### **18.4.7 Noise Canceller**

The logic levels at the SCL and SDA pins are routed through noise cancellers before being latched internally. Figure 18.16 shows a block diagram of the noise canceller circuit.

The noise canceller consists of two cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the system clock, but is not passed forward to the next circuit unless the outputs of both latches agree. If they do not agree, the previous value is held.



**Figure 18.16 Block Diagram of Noise Canceller** 

#### **18.4.8 Example of Use**

Flowcharts in respective modes that use the  $I^2C$  bus interface are shown in figures 18.17 to 18.20.





**Figure 18.17 Sample Flowchart for Master Transmit Mode** 

RENESAS



Supplementary explanation: When one byte is received, steps [2] to [6] are skipped after step [1], before jumping to step [7]. The step [8] is dummy-read in ICDRR.

#### **Figure 18.18 Sample Flowchart for Master Receive Mode**



**Figure 18.19 Sample Flowchart for Slave Transmit Mode** 



**Figure 18.20 Sample Flowchart for Slave Receive Mode** 



### **18.5 Interrupts**

There are six interrupt requests in this module; transmit data empty, transmit end, receive data full, NACK receive, STOP recognition, and arbitration lost/overrun error. Table 18.3 shows the contents of each interrupt request.

### **Table 18.3 Interrupt Requests**



When interrupt conditions described in table 18.3 are 1 and the I bit in CCR is 0, the CPU executes an interrupt exception processing. Interrupt sources should be cleared in the exception processing. TDRE and TEND are automatically cleared to 0 by writing the transmit data to ICDRT. RDRF are automatically cleared to 0 by reading ICDRR. TDRE is set to 1 again at the same time when transmit data is written to ICDRT. When TDRE is cleared to 0, then an excessive data of one byte may be transmitted.



### **18.6 Bit Synchronous Circuit**

In master mode, this module has a possibility that high level period may be short in the two states described below.

- When SCL is driven to low by the slave device
- When the rising speed of SCL is lowered by the load of the SCL line (load capacitance or pullup resistance)

Therefore, it monitors SCL and communicates by bit with synchronization.

Figure 18.21 shows the timing of the bit synchronous circuit and table 18.4 shows the time when SCL output changes from low to Hi-Z then SCL is monitored.



**Figure 18.21 Timing of Bit Synchronous Circuit** 









# Section 19 A/D Converter

This LSI includes a 10-bit successive approximation A/D converter that allows up to 16 analog input channels to be selected. The block diagram of the A/D converter is shown in figure 19.1.

### **19.1 Features**

- 10-bit resolution
- 16 input channels
- Conversion time: 3.5 µs per channel at 20-MHz operation (minimum)
- Two operating modes Single mode: Single-channel A/D conversion Scan mode: Continuous A/D conversion on one to four channels
- Four data registers Conversion results are held in a data register for each channel
- Sample-and-hold function
- Two conversion start methods Software

External trigger signal

• Interrupt source

An A/D conversion end interrupt (ADI) request can be generated







**Figure 19.1 Block Diagram of A/D Converter** 

RENESAS

## **19.2 Input/Output Pins**

Table 19.1 summarizes the input pins used by the A/D converter. The 16 analog input pins are divided into four groups, each of which has four channels. Group 0 comprises analog input pins 0 to 3 (AN0 to AN3), group 1 comprises analog input pins 4 to 7 (AN4 to AN7), group 2 comprises analog input pins 8 to 11 (AN8 to AN11), and group 3 comprises analog input pins 12 to 15 (AN12 to AN15). The AVcc pin is the power supply pin for the analog block in the A/D converter.



### **Table 19.1 Pin Configuration**



### **19.3 Register Descriptions**

The A/D converter has the following registers.

- A/D data register A (ADDRA)
- A/D data register B (ADDRB)
- A/D data register C (ADDRC)
- A/D data register D (ADDRD)
- A/D control/status register (ADCSR)
- A/D control register (ADCR)

#### **19.3.1 A/D Data Registers A to D (ADDRA to ADDRD)**

There are four 16-bit read-only ADDR registers; ADDRA to ADDRD, used to store the results of A/D conversion. The ADDR registers, which store a conversion result for each analog input channel, are shown in table 19.2.

The converted 10-bit data is stored in bits 15 to 6. The lower 6 bits are always read as 0.

The data bus width between the CPU and the A/D converter is 8 bits. The upper byte can be read directly from the CPU, however the lower byte should be read via a temporary register. The temporary register contents are transferred from the ADDR when the upper byte data is read. Therefore byte access to ADDR should be done by reading the upper byte first then the lower one. Word access is also possible. ADDR is initialized to H'0000.





### **19.3.2 A/D Control/Status Register (ADCSR)**

ADCSR consists of the control bits and conversion end status bits of the A/D converter.







### **19.3.3 A/D Control Register (ADCR)**

ADCR enables A/D conversion started by an external trigger signal.





### **19.4 Operation**

The A/D converter operates by successive approximation with 10-bit resolution. It has two operating modes; single mode and scan mode. When changing the operating mode or analog input channel, in order to prevent incorrect operation, first clear the bit ADST in ADCSR to 0. The ADST bit can be set at the same time as the operating mode or analog input channel is changed.

### **19.4.1 Single Mode**

In single mode, A/D conversion is performed once for the analog input of the specified single channel as follows:

- 1. A/D conversion is started when the ADST bit in ADCSR is set to 1, according to software or external trigger input.
- 2. When A/D conversion is completed, the result is transferred to the corresponding A/D data register of the channel.
- 3. On completion of conversion, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
- 4. The ADST bit remains set to 1 during A/D conversion. When A/D conversion ends, the ADST bit is automatically cleared to 0 and the A/D converter enters the wait state.

#### **19.4.2 Scan Mode**

In scan mode, A/D conversion is performed sequentially for the analog input of the specified channels (four channels maximum) as follows:

- 1. When the ADST bit in ADCSR is set to 1 by software or external trigger input, A/D conversion starts on the first channel in the group (AN0 when CH3 and CH2 = B'00, AN4 when CH3 and CH2 = B'01, AN8 when CH3 and CH2 = B'10, AN12 when CH3 and CH2 = B'11).
- 2. When A/D conversion for each channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
- 3. When conversion of all the selected channels is completed, the ADF flag in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt requested is generated. A/D conversion starts again on the first channel in the group.
- 4. The ADST bit is not automatically cleared to 0. Steps [2] and [3] are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops.

### **19.4.3 Input Sampling and A/D Conversion Time**

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input when the A/D conversion start delay time  $(t<sub>n</sub>)$  has passed after the ADST bit is set to 1, then starts conversion. Figure 19.2 shows the A/D conversion timing. Table 19.3 shows the A/D conversion time.

As indicated in figure 19.2, the A/D conversion time includes  $t<sub>p</sub>$  and the input sampling time. The length of  $t<sub>p</sub>$  varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 19.3.

In scan mode, the values given in table 19.3 apply to the first conversion time. In the second and subsequent conversions, the conversion time is  $128$  states (fixed) when CKS = 0 and 66 states  $(fixed)$  when  $CKS = 1$ .



**Figure 19.2 A/D Conversion Timing** 







#### **Table 19.3 A/D Conversion Time (Single Mode)**

Note: All values represent the number of states.

#### **19.4.4 External Trigger Input Timing**

A/D conversion can also be started by an external trigger input. When the TRGE bit in ADCR is set to 1, external trigger input is enabled at the  $\overline{ADTRG}$  pin. A falling edge at the  $\overline{ADTRG}$  input pin sets the ADST bit in ADCSR to 1, starting A/D conversion. Other operations, in both single and scan modes, are the same as when the bit ADST has been set to 1 by software. Figure 19.3 shows the timing.



**Figure 19.3 External Trigger Input Timing** 

# **19.5 A/D Conversion Accuracy Definitions**

This LSI's A/D conversion accuracy definitions are given below.

• Resolution

The number of A/D converter digital output codes

• Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 19.4).

• Offset error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value 0000000000 to 00000000001 (see figure 19.5).

• Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from 1111111110 to 11111111111 (see figure 19.5).

• Nonlinearity error

The deviation from the ideal A/D conversion characteristic as the voltage changes from zero to full scale. This does not include the offset error, full-scale error, or quantization error.

• Absolute accuracy

The deviation between the digital value and the analog input value. Includes offset error, fullscale error, quantization error, and nonlinearity error.





**Figure 19.4 A/D Conversion Accuracy Definitions (1)** 





**Figure 19.4 A/D Conversion Accuracy Definitions (2)** 



### **19.6 Usage Notes**

#### **19.6.1 Permissible Signal Source Impedance**

This LSI's analog input is designed such that conversion accuracy is guaranteed for an input signal for which the signal source impedance is 5 k $\Omega$  or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 5 kΩ, charging may be insufficient and it may not be possible to guarantee A/D conversion accuracy. However, for A/D conversion in single mode with a large capacitance provided externally, the input load will essentially comprise only the internal input resistance of 10 k $\Omega$ , and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/ $\mu$ s or greater) (see figure 19.5). When converting a high-speed analog signal or converting in scan mode, a low-impedance buffer should be inserted.

#### **19.6.2 Influences on Absolute Accuracy**

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute accuracy. Be sure to make the connection to an electrically stable GND.

Care is also required to ensure that filter circuits do not interfere with digital signals or act as antennas on the board.



**Figure 19.5 Analog Input Circuit Example** 

### **19.6.3 Notes on Analog Pins**

The AN8 to AN15 pins also function as port G pins. Therefore, switching input/output of port G or changing the output value during A/D conversion may affect the conversion accuracy. Evaluate the accuracy of A/D conversion sufficiently, when port G is used as a general I/O port.





# Section 20 Band-Gap Regulator, Power-On Reset (Optional), and Low-Voltage Detection Circuits (Optional)

This LSI includes a band-gap regulator (BGR), and can include a power-on reset circuit and lowvoltage detection circuit as optional circuits.

The BGR supplies a reference voltage to the on-chip oscillator and low-voltage detection circuit. Figure 20.1 is a block diagram showing the position of the BGR.

The low-voltage detection circuit consists of two circuits: LVDI (interrupt by low voltage detect) and LVDR (reset by low voltage detect) circuits.

This circuit is used to prevent abnormal operation (runaway execution) from occurring due to the power supply voltage fall and to recreate the state before the power supply voltage fall when the power supply voltage rises again.

Even if the power supply voltage falls, the unstable state when the power supply voltage falls below the guaranteed operating voltage can be removed by entering standby mode when exceeding the guaranteed operating voltage and during normal operation. Thus, system stability can be improved. If the power supply voltage falls more, the reset state is automatically entered. If the power supply voltage rises again, the reset state is held for a specified period, then active mode is automatically entered.

Figure 20.2 is a block diagram of the power-on reset circuit and the low-voltage detection circuit.



### **20.1 Features**

**BGR** circuit

Supplies stable reference voltage covering the entire operating voltage range and the operating temperature range.

• Power-on reset circuit

Uses an external capacitor to generate an internal reset signal when power is first supplied.

Low-voltage detection circuit

LVDR: Monitors the power-supply voltage, and generates an internal reset signal when the voltage falls below a specified value.

LVDI: Monitors the power-supply voltage, and generates an interrupt when the voltage falls below or rises above respective specified values.

Two pairs of detection levels for reset generation voltage are available: when only the LVDR circuit is used, or when the LVDI and LVDR circuits are both used.



**Figure 20.1 Block Diagram around BGR**





**Figure 20.2 Block Diagram of Power-On Reset Circuit and Low-Voltage Detection Circuit**



### **20.2 Register Descriptions**

The low-voltage detection circuit has the following registers.

- Low-voltage-detection control register (LVDCR)
- Low-voltage-detection status register (LVDSR)

### **20.2.1 Low-Voltage-Detection Control Register (LVDCR)**

LVDCR is used to enable or disable the low-voltage detection circuit, set the detection levels for the LVDR function, enable or disable the LVDR function, and enable or disable generation of an interrupt when the power-supply voltage rises above or falls below the respective levels.

Table 20.1 shows the relationship between the LVDCR settings and select functions. LVDCR should be set according to table 20.1.





### **Table 20.1 LVDCR Settings and Select Functions**





### **20.2.2 Low-Voltage-Detection Status Register (LVDSR)**

LVDSR indicates whether the power-supply voltage falls below or rises above the respective specified values.





### **20.3 Operation**

### **20.3.1 Power-On Reset Circuit**

Figure 20.3 shows the timing of the operation of the power-on reset circuit. As the power-supply voltage rises, the capacitor which is externally connected to the RES pin is gradually charged via the on-chip pull-up resistor (typ. 150 kΩ). Since the level of the RES signal is transmitted within this LSI, prescaler S and the entire LSI are in their reset states. When the level of the RES signal reaches the threshold level, the prescaler S is released from its reset state and it starts counting. The OVF signal is generated to negate the internal reset signal after the prescaler S has counted 131,072 clock (φ) cycles. The noise cancellation circuit of approximately 100 ns is incorporated to prevent the incorrect operation of this LSI by noise on the RES signal.

To achieve stable operation of this LSI, the power supply needs to rise to its full level and settles within the specified time. The maximum time required for the power supply to rise and settle after power has been supplied ( $t_{PWN}$ ) is determined by the oscillation frequency ( $f_{\text{osc}}$ ) and capacitance which is connected to  $\overline{\text{RES}}$  pin ( $\text{C}_{\overline{\text{RES}}}$ ). If  $t_{\text{pWN}}$  means the time required to reach 90 % of power supply voltage, the power supply circuit should be designed to satisfy the following formula.

 $\mathsf{t}_{\mathsf{\tiny PVON}}$  (ms)  $\leq 90 \times \mathsf{C}_{\overline{\rm RES}}$  ( $\mu\mathsf{F}) + 162/\mathsf{f}_{\mathsf{osc}}$  (MHz)

$$
(t_{\text{pvON}} \leq 3000 \text{ ms}, C_{\overline{\text{RES}}} \geq 0.22 \text{ }\mu\text{F, and } f_{\text{osc}} = 10 \text{ in 4-MHz to 10-MHz operation)}
$$

Note that the power supply voltage (Vcc) must fall below  $Vpor = 100$  mV and rise after charge on the RES pin is removed. To remove charge on the RES pin, it is recommended that a diode should be placed near Vcc. If the power supply voltage (Vcc) rises from the point above Vpor, a poweron reset may not occur.



**Figure 20.3 Operational Timing of Power-On Reset Circuit** 

### **20.3.2 Low-Voltage Detection Circuit**

### **(1) LVDR (Reset by Low Voltage Detect) Circuit**

Figure 20.4 shows the timing of the LVDR function. The LVDR is enabled after a power-on reset signal is negated.

When the power-supply voltage falls below the Vreset voltage (typ.  $= 2.3$  V or 3.6 V), the LVDR clears the LVDRES signal to 0, and resets prescaler S. The low-voltage detection reset state remains in place until a power-on reset is generated. When the power-supply voltage rises above the Vreset voltage (typ. = 3.6 V) again, prescaler S starts counting. It counts 131,072 clock ( $\phi$ ) cycles, and then releases the internal reset signal. Since the LVDSEL bit in the LVDCR is initialized to 1 at this point, Vreset during Vcc rising remains 3.6 V, even if the LVDSEL bit had been set to 0.

Note that if the power supply voltage (Vcc) falls below  $V_{\text{IVDRmin}} = 1.0$  V and then rises from that point, the low-voltage detection reset may not occur.



If the power supply voltage (Vcc) falls below  $Vpor = 100 \text{ mV}$ , a power-on reset occurs.

**Figure 20.4 Operational Timing of LVDR Circuit** 

RENESAS

### **(2) LVDI (Interrupt by Low Voltage Detection) Circuit**

Figure 20.5 shows the timing of LVDI functions. To start the LVDI, set the LVDDE and LVDUE bits in LVDCR to 1.

When the power-supply voltage falls below Vint  $(D)$  (typ. = 3.7 V) voltage, the LVDI clears the LVDINT signal to 0 and the LVDDF bit in LVDSR is set to 1. If the LVDDE bit is 1 at this time, an IRQ0 interrupt request is simultaneously generated. In this case, the necessary data must be saved in the external EEPROM, etc, and a transition must be made to the standby or subsleep mode. Until this processing is completed, the power supply voltage must be higher than the lower limit of the guaranteed operating voltage.

When the power-supply voltage does not fall below Vreset1 (typ.  $= 2.3$  V) voltage but rises above Vint (U) (typ.  $= 4.0$  V) voltage, the LVDI sets the LVDINT signal to 1. If the LVDUE bit is 1 at this time, the LVDUF bit in LVDSR is set to 1 and an IRQ0 interrupt request is simultaneously generated.

If the power supply voltage (Vcc) falls below Vreset1 (typ.  $= 2.3$  V) voltage, the LVDR function is performed.



**Figure 20.5 Operational Timing of LVDI Circuit** 





# Section 21 Power Supply Circuit

This LSI incorporates an internal power supply step-down circuit. Use of this circuit enables the internal power supply to be fixed at a constant level of approximately 3.0 V, independently of the voltage of the power supply connected to the external  $V_c$  pin. As a result, the current consumed when an external power supply is used at 3.0 V or above can be held down to virtually the same low level as when used at approximately 3.0 V. If the external power supply is 3.0 V or below, the internal voltage will be practically the same as the external voltage. It is, of course, also possible to use the same level of external power supply voltage and internal power supply voltage without using the internal power supply step-down circuit.

# **21.1 When Using Internal Power Supply Step-Down Circuit**

Connect the external power supply to the  $V_{\rm cc}$  pin, and connect a capacitance of approximately 0.1  $\mu$ F between  $V_{\text{C}}$  and  $V_{\text{ss}}$ , as shown in figure 21.1. The internal step-down circuit is made effective simply by adding this external circuit. In the external circuit interface, the external power supply voltage connected to  $V_{\text{cc}}$  and the GND potential connected to  $V_{\text{ss}}$  are the reference levels. For example, for port input/output levels, the  $V_{\text{cc}}$  level is the reference for the high level, and the  $V_{\text{ss}}$ level is that for the low level. The A/D converter analog power supply is not affected by the internal step-down circuit.



**Figure 21.1 Power Supply Connection when Internal Step-Down Circuit is Used** 



# **21.2 When Not Using Internal Power Supply Step-Down Circuit**

When the internal power supply step-down circuit is not used, connect the external power supply to the  $V_{\text{CL}}$  pin and  $V_{\text{CL}}$  pin, as shown in figure 21.2. The external power supply is then input directly to the internal power supply. The permissible range for the power supply voltage is 3.0 V to 3.6 V. Operation cannot be guaranteed if a voltage outside this range (less than 3.0 V or more than 3.6 V) is input.



**Figure 21.2 Power Supply Connection when Internal Step-Down Circuit is Not Used** 


# Section 22 List of Registers

The register list gives information on the on-chip I/O register addresses, how the register bits are configured, and the register states in each operating mode. The information is given as shown below.

- 1. Register addresses (address order)
- Registers are listed from the lower allocation addresses.
- Registers are classified by functional modules.
- The data bus width is indicated.
- The number of access states is indicated.
- 2. Register bits
- Bit configurations of the registers are described in the same order as the register addresses.
- Reserved bits are indicated by  $\frac{1}{\sqrt{2}}$  in the bit name column.
- When registers consist of 16 bits, bits are described from the MSB side.
- 3. Register states in each operating mode
- Register states are described in the same order as the register addresses.
- The register states described here are for the basic operating modes. If there is a specific reset for an on-chip peripheral module, refer to the section on that on-chip peripheral module.



# **22.1 Register Addresses (Address Order)**

The data-bus width column indicates the number of bits. The access-state column shows the number of states of the specified basic clock that is required for access to the register.

Note: Access to undefined or reserved addresses is prohibited. Correct operation of the access itself or later operations is not guaranteed when such a register is accessed.

<b>Register Name</b>	<b>Abbreviation</b>	Bit No.	<b>Address</b>	<b>Module</b> <b>Name</b>	Data Bus Width	<b>Access</b> <b>State</b>
Timer RD counter 0	TRDCNT_0	16	H'FFF100	Timer RD (Channel 0)	$16^{*1}$	$\overline{4}$
General register A_0	GRA_0	16	H'FFF102	<b>Timer RD</b> (Channel 0)	$16^{*1}$	$\overline{4}$
General register B_0	GRB 0	16	H'FFF104	Timer RD (Channel 0)	$16^{*1}$	$\overline{4}$
General register C_0	GRC 0	16	H'FFF106	Timer RD (Channel 0)	$16^{*1}$	$\overline{4}$
General register D_0	GRD_0	16	H'FFF108	Timer RD (Channel 0)	$16^{*1}$	$\overline{4}$
Timer RD counter_1	TRDCNT_1	16	H'FFF10A	<b>Timer RD</b> (Channel 1)	$16^{*1}$	$\overline{4}$
General register A_1	GRA 1	16	H'FFF10C	Timer RD (Channel 1)	$16^{*1}$	$\overline{4}$
General register B_1	GRB_1	16	H'FFF10E	Timer RD (Channel 1)	$16^{*1}$	$\overline{4}$
General register C_1	GRC_1	16	H'FFF110	Timer RD (Channel 1)	$16^{*1}$	$\overline{4}$
General register D_1	$GRD_1$	16	H'FFF112	<b>Timer RD</b> (Channel 1)	$16^{*1}$	$\overline{4}$
Timer RD counter 2	TRDCNT <sub>2</sub>	16	H'FFF140	<b>Timer RD</b> (Channel 2)	$16^{*1}$	$\overline{4}$
General register A_2	GRA_2	16	$H'$ FFF142	Timer RD (Channel 2)	$16^{*1}$	$\overline{4}$
General register B_2	GRB_2	16	H'FFF144	<b>Timer RD</b> (Channel 2)	$16^{*1}$	$\overline{4}$
General register C_2	GRC_2	16	H'FFF146	<b>Timer RD</b> (Channel 2)	$16*1$	$\overline{4}$























Notes: 1. These registers can be accessed by word size only.

2. WDT: Watchdog timer

## **22.2 Register Bits**

The addresses and bit names of the registers in the on-chip peripheral modules are listed below. The 16-bit register is indicated in two rows, 8 bits for each row.





























Note: \* WDT: Watchdog timer





# **22.3 Register States in Each Operating Mode**























 $Notes: -is not initialized$ 

\* WDT: Watchdog timer

# Section 23 Electrical Characteristics

## **23.1 Absolute Maximum Ratings**

## **Table 23.1 Absolute Maximum Ratings**



Note: \* Permanent damage may result if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.



## **23.2 Electrical Characteristics**

### **23.2.1 Power Supply Voltage and Operating Ranges**

#### **(1) Power Supply Voltage and External Oscillation Frequency Range**







#### **(2) Power Supply Voltage and Operating Frequency Range**

#### **(3) Analog Power Supply Voltage and A/D Converter Accuracy Guarantee Range**





## **(4) Range of Power Supply Voltage and Oscillation Frequency when Low-Voltage Detection Circuit is Used**



#### **23.2.2 DC Characteristics**

#### **Table 23.2 DC Characteristics (1)**

 $V_{\text{cc}}$  = 3.0 to 5.5 V,  $V_{\text{ss}}$  = 0.0 V, T<sub>a</sub> = -20 to +75°C/-40 to +85°C, unless otherwise indicated.





Note: Connect the TEST pin to Vss.

















Note: \* Pin states during supply current measurement are given below (excluding current in the pull-up MOS transistors and output buffers).


#### **Table 23.2 DC Characteristics (2)**



## **23.2.3 AC Characteristics**

## **Table 23.3 AC Characteristics**









RENESAS



Note: \* Determined by the MA2, MA1, MA0, SA1, and SA0 bits in the system control register 2 (SYSCR2).

#### **Table 23.4 I<sup>2</sup> C Bus Interface Timing**





#### **Table 23.5 Serial Communication Interface (SCI) Timing**



#### **23.2.4 A/D Converter Characteristics**

#### **Table 23.6 A/D Converter Characteristics**





#### Section 23 Electrical Characteristics



Notes: 1. Set  $AV_{cc} = V_{cc}$  when the A/D converter is not used.

2. Al<sub>stop1</sub> is the current in active and sleep modes while the A/D converter is idle.

3.  $AI_{\text{STOP2}}$  is the current at reset and in standby, subactive, and subsleep modes while the A/D converter is idle.

#### **23.2.5 Watchdog Timer Characteristics**

#### **Table 23.7 Watchdog Timer Characteristics**

 $V_{\text{cc}}$  = 3.0 to 5.5 V,  $V_{\text{ss}}$  = 0.0 V, T<sub>a</sub> = -20 to +75°C/-40 to +85°C, unless otherwise indicated.



when the internal oscillator is selected.

#### **23.2.6 Flash Memory Characteristics**

#### **Table 23.8 Flash Memory Characteristics**







Notes: 1. Make the time settings in accordance with the program/erase algorithms.

- 2. The programming time for 128 bytes. (Indicates the total time for which the P bit in the flash memory control register 1 (FLMCR1) is set. The program-verify time is not included.)
- 3. The time required to erase one block. (Indicates the time for which the E bit in the flash memory control register 1 (FLMCR1) is set. The erase-verify time is not included.)
- 4. Maximum programming time (t<sub>o</sub> (max.)) = wait time after P bit setting (z) × maximum programming count (N)
- 5. Set the maximum programming count (N) according to the actual set values of z1, z2, and  $z3$ , so that it does not exceed the maximum programming time  $(t<sub>p</sub>$  (max.)). The wait time after P bit setting (z1, z2) should be changed as follows according to the value of the programming count (n).

Programming count (n)

$$
1\leq n\leq 6 \qquad \quad z1=30 \ \mu s
$$

 $7 \le n \le 1000$  z2 = 200 µs

- 6. Maximum erase time ( $t_{E}$  (max.)) = wait time after E bit setting (z)  $\times$  maximum erase count (N)
- 7. Set the maximum erase count (N) according to the actual set value of (z), so that it does not exceed the maximum erase time  $(t_F \text{ (max.)})$ .

#### **23.2.7 Power-Supply-Voltage Detection Circuit Characteristics (Optional)**

#### **Table 23.9 Power-Supply-Voltage Detection Circuit Characteristics**

 $V_{ss}$  = 0.0 V, T<sub>a</sub> = -20 to +75°C/-40 to +85°C, unless otherwise indicated.



Notes: 1. This voltage should be used when the falling and rising voltage detection function is used.

2. Select the low-voltage reset 2 when only the low-voltage detection reset is used.



## **23.2.8 Power-On Reset Circuit Characteristics (Optional)**

#### **Table 23.10 Power-On Reset Circuit Characteristics**

 $V_{ss}$  = 0.0 V, T<sub>a</sub> = –20 to +75°C/–40 to +85°C, unless otherwise indicated.



Note: \* The power-supply voltage (Vcc) must fall below Vpor = 100 mV and then rise after charge of the RES pin is removed completely. In order to remove charge of the RES pin, it is recommended that the diode be placed in the Vcc side. If the power-supply voltage (Vcc) rises from the point over 100 mV, a power-on reset may not occur.

# **23.3 Operation Timing**



**Figure 23.1 System Clock Input Timing** 



**Figure 23.2** RES **Low Width Timing** 





**Figure 23.3 Input Timing** 



Figure 23.4 I<sup>2</sup>C Bus Interface Input/Output Timing



**Figure 23.5 SCK3 Input Clock Timing** 





# **23.4 Output Load Condition**



**Figure 23.7 Output Load Circuit** 

RENESAS

# Appendix

# **A. Instruction Set**

## **A.1 Instruction List**

#### **Condition Code**







Note: General registers include 8-bit registers (R0H to R7H and R0L to R7L) and 16-bit registers (R0 to R7 and E0 to E7).



## **Table A.1 Instruction Set**

## 1. Data Transfer Instructions







## 2. Arithmetic Instructions











## 3. Logic Instructions



## 4. Shift Instructions





## 5. Bit-Manipulation Instructions







## 6. Branching Instructions







## 7. System Control Instructions



#### 8. Block Transfer Instructions



- Notes: 1. The number of states in cases where the instruction code and its operands are located in on-chip memory is shown here. For other cases see appendix A.3, Number of Execution States.
	- 2. The value n is set in register R4L or R4.
		- (1) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
		- (2) Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.
		- (3) Retains its previous value when the result is zero; otherwise cleared to 0.
		- (4) Set to 1 when the adjustment produces a carry; otherwise retains its previous value.
		- (5) The number of states required for execution of an instruction that transfers data in synchronization with the E clock is variable.
		- (6) Set to 1 when the divisor is negative; otherwise cleared to 0.
		- (7) Set to 1 when the divisor is zero; otherwise cleared to 0.
		- (8) Set to 1 when the quotient is negative; otherwise cleared to 0.

# **A.2 Operation Code Map**

## **Table A.2 Operation Code Map (1)**



RENESAS



2nd byte BL AH BH AL BL 1st byte 2nd byte BН  $\Delta L$ 1st byte  $\overline{AB}$ 

Instruction code:

Instruction code:



## **Table A.2 Operation Code Map (2)**



RENESAS

## **Table A.2 Operation Code Map (3)**

Rev. 1.50 Sep. 18, 2007 Page 538 of 584 REJ09B0240-0150

#### **A.3 Number of Execution States**

The status of execution for each instruction of the H8/300H CPU and the method of calculating the number of states required for instruction execution are shown below. Table A.4 shows the number of cycles of each type occurring in each instruction, such as instruction fetch and data read/write. Table A.3 shows the number of states required for each cycle. The total number of states required for execution of an instruction can be calculated by the following expression:

Execution states =  $I \times S_1 + J \times S_3 + K \times S_6 + L \times S_1 + M \times S_M + N \times S_N$ 

**Examples:** When instruction is fetched from on-chip ROM, and an on-chip RAM is accessed.

BSET #0, @FF00

From table A.4:

 $I = L = 2$ ,  $J = K = M = N = 0$ 

From table A.3:  $S_{I} = 2$ ,  $S_{L} = 2$ 

Number of states required for execution =  $2 \times 2 + 2 \times 2 = 8$ 

When instruction is fetched from on-chip ROM, branch address is read from on-chip ROM, and on-chip RAM is used for stack area.

JSR @@  $30$ 

From table A.4:

 $I = 2$ ,  $J = K = 1$ ,  $L = M = N = 0$ 

From table A.3:  $S_{I} = S_{J} = S_{K} = 2$ 

Number of states required for execution =  $2 \times 2 + 1 \times 2 + 1 \times 2 = 8$ 







Note: \* Depends on which on-chip peripheral module is accessed. For details, see section 22.1, Register Addresses (Address Order).





## **Table A.4 Number of Cycles in Each Instruction**



#### Appendix




















Notes: 1. n: Specified value in R4L and R4. The source and destination operands are accessed n+1 times respectively.

2. Cannot be used in this LSI.



## **A.4 Combinations of Instructions and Addressing Modes**

## **Table A.5 Combinations of Instructions and Addressing Modes**





## **B. I/O Port Block Diagrams**

## **B.1 I/O Port Block Diagrams**

RES goes low in a reset, and  $\overline{SBY}$  goes low at a reset and in standby mode.



**Figure B.1 Port 1 Block Diagram (P17)** 









**Figure B.3 Port 1 Block Diagram (P15)** 







## **Figure B.5 Port 1 Block Diagram (P11)**



**Figure B.6 Port 1 Block Diagram (P10)** 



**Figure B.7 Port 2 Block Diagram (P27, P26, P25, P24, P23)** 









Appendix



**Figure B.10 Port 2 Block Diagram (P20)** 



**Figure B.11 Port 3 Block Diagram (P37, P36, P35, P34, P33, P32, P31, P30)** 







**Figure B.13 Port 5 Block Diagram (P55, P54, P53, P52, P51, P50)** 







**Figure B.15 Port 7 Block Diagram (P76)** 







## **Figure B.17 Port 7 Block Diagram (P74)**













**Figure B.20 Port 7 Block Diagram (P70)** 



**Figure B.21 Port 8 Block Diagram (P87, P86, P85)** 









**Figure B.23 Port D Block Diagram (PD7, PD6, PD5, PD4, PD3, PD2, PD1, PD0)** 



**Figure B.24 Port E Block Diagram (PE7, PE6, PE5, PE4, PE3, PE2, PE1, PE0)** 



**Figure B.25 Port F Block Diagram (PF7, PF6, PF5, PF4, PF3, PF2, PF1, PF0)** 





**Figure B.26 Port G Block Diagram (PG7, PG6, PG5)** 



**Figure B.27 Port G Block Diagram (PG4, PG3, PG2, PG1, PG0)** 



**Figure B.28 Port H Block Diagram (PH7, PH6, PH5, PH4)** 



**Figure B.29 Port H Block Diagram (PH3)** 









**Figure B.31 Port H Block Diagram (PH1)** 











**Figure B.34 Port J Block Diagram (PJ0)** 





## **B.2 Port States in Each Operating Mode**

Note: \* High level output when the pull-up MOS is in on state.



## **C. Product Code Lineup**



## **D. Package Dimensions**

The package dimensions that are shown in the Renesas Semiconductor Packages Data Book have priority.





**Figure D.1 FP-100A Package Dimensions** 



## Rev. 1.50 Sep. 18, 2007 Page 571 of 584 REJ09B0240-0150



**Figure D.2 FP-100U Package Dimensions** 

# Main Revisions and Additions in this Edition









**Item Page Revisions (See Manual for Details)** 

Table 23.2 DC Characteristics (1)	503,	Added						
	505, 506			Values				
		Item	<b>Test Condition</b>	Min.	Typ.			Max. Unit Notes
		Output high voltage	3.0 V $\leq$ V <sub>cc</sub> < 4.0 V $-I_{\text{OH}} = 0.1 \text{ mA}$	$V_{cc}$ – 2.2			$\vee$	
		Active mode supply current $V_{cc} = 5.0 V$ ,	Active mode 1 $f_{\rm osc}$ = 20 MHz		33.0	40.0 mA		
			Active mode 1 $V_{cc}$ = 3.0 V, $f_{\rm osc}$ = 10 MHz		15.0			Reference value
			Active mode 2 $V_{cc} = 5.0 V,$ $f_{\rm osc}$ = 20 MHz		6.0	7.5	mA	$\ast$
			Active mode 2 $V_{cc}$ = 3.0 V, $f_{\rm osc} = 10 \text{ MHz}$		4.5			Reference value
		Sleep mode supply current	Sleep mode 1 $V_{\text{ce}} = 5.0 V,$ $f_{\rm osc} = 20$ MHz		22.0	30.0	mA	$\ast$
			Sleep mode 1 $V_{cc} = 3.0 V,$ $f_{\text{osc}} = 10 \text{ MHz}$		12.0			Reference value
			Sleep mode 2 $V_{cc}$ = 5.0 V, $f_{\rm osc}$ = 20 MHz		5.0	6.5	mA	÷
			Sleep mode 2 $V_{cc}$ = 3.0 V, $\rm f_{\rm osc}=10~MHz$		4.5			$\ast$ Reference value
		Subactive mode supply current	$V_{\rm cc} = 3.0 V$ 32-kHz crystal resonator used	$\overline{\phantom{0}}$	130	150	μA	$\ast$ Optional
			$(\phi_{\text{SUB}} = \phi_{\text{w}}/2)$		50	70		
			$V_{cc} = 3.0 V$ 32-kHz crystal resonator not used $(\phi_{\text{SUB}} = \phi_{\text{w}}/8)$		100	-		Reference value Optional
					40			
		Subsleep mode supply current	Subsleep mode 1 $V_{cc} = 3.0 V$ 32-kHz crystal resonator used $(\phi_{\text{SUB}} = \phi_{\text{w}}/2)$		110	140	μA	Optional
					40	50		
			Subsleep mode 2 $V_{cc} = 3.0 V$ 32-kHz crystal		110	135		Optional
			resonator not used		-	6.0		$\ast$
		Standby mode supply current	32-kHz crystal resonator not used			135	μA	$\ast$ Optional
						5.0		



## **Item Page Revisions (See Manual for Details)**

Table 23.2 DC Characteristics (2) 507 Amended











## **Page Revisions (See Manual for Details)**

**Amended** 

Table 23.9 Power-Supply-Voltage Detection Circuit Characteristics



Notes: 1. This voltage should be used when the falling and rising voltage detection function is used.

 2. Select the low-voltage reset 2 when only the low-voltage detection reset is used.
# Index

### **Numerics**



### **A**



#### **B**



## **C**





#### **D**



#### **E**



#### **F**



## **G**



#### **H**



### **I**





## **L**



### **M**



### **N**



## **O**



#### **P**



#### **R**





Register states in each operating mode... 489 Registers





REJ09B0240-0150





### **S**







### **T**





#### **W**







#### **Renesas 16-Bit Single-Chip Microcomputer Hardware Manual H8/36109 Group**



2007. Renesas Technology Corp., All rights reserved. Printed in Japan.

#### RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



#### **RENESAS SALES OFFICES**

Refer to "**http://www.renesas.com/en/network**" for the latest and detailed information.

#### **Renesas Technology America, Inc.**

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

#### **Renesas Technology Europe Limited**

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

**Renesas Technology (Shanghai) Co., Ltd.**<br>Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

**Renesas Technology Hong Kong Ltd.**<br>7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong<br>Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.**<br>10th Floor, No.99, Fushing North Road, Taipei, Taiwan<br>Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

**Renesas Technology Singapore Pte. Ltd.**<br>1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632<br>Tel: <65> 6213-0200, Fax: <65> 6278-8001

**Renesas Technology Korea Co., Ltd.**<br>Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea<br>Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

**Renesas Technology Malaysia Sdn. Bhd**<br>Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia<br>Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com

# H8/36109 Group Hardware Manual



RenesasTechnology Corp.<br>2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan